# Service Manual

Vol. 2

Sec. 1 Block Diagrams

Sec. 2 Schematic Diagrams

Sec. 3 Circuit Board Diagrams


Sec. 4 IC Information

**DVCPRO Studio VTR** 

AJ-D750 E/EN

COMPONENT SERIAL I/F BOARD

AJ-YA750P



#### INTRODUCTION

This service manual contains technical information which allow service personnel to understand and service the DVCPRO Studio VTR AJ-D750E/EN

#### **Specifications**

#### **GENERAL**

Power supply: AC 220 - 240 V±10%, 50 - 60 Hz Power consumption: 165 W

Operating ambient temperature: 5°C to 40°C (41°F to 104°F) Operating ambient humidity: 10% to 90% (no condensation)

Weight: 18 kg Dimensions (W×H×D):

424×175×415 mm Recording format: **DVCPRO** format Recording tracks: Digital video

Time code Recorded in sub-code area

Digital audio 2channels Cue Track 1 track Control (CTL) 1 track 33.854 mm/sec

Tape speed: Recording time: General purpose cassette; Max. 123 minutes

> News-gathering cassette; Max. 63 minutes

Tape: 1/4-inch thin magnetic layer metal tape FF/REW time: Less than 3 min (with general purpose

cassette) Less than 2 min (with news-gathering

cassette)

Editing accuracy: ±0 frame (using time code) Tape timer accuracy: ±1 frame (using continuous CTL signal) Servo lock time:

Less than 0.5 sec. (colour framing/

standby ON)

#### **VIDEO**

(Digital video)

Sampling frequencies: Y: 13.5 MHz/PB, PR: 3,375 MHz

Quantizing: 8 bits

Error correction: Reed-Solomon product code

(Digital IN/analogue component OUT)

Video bandwidth:

Y: 25 Hz to 5.5 MHz (±0.5 dB) 5.75 MHz (-2 dB) Рв, Pr. 25 Hz to 1.3 MHz (±0.5 dB) 1.5 MHz (-5 dB) typ.

S/N ratio: K factor

Better than 60 dB Less than 1%

(Analogue component IN/component OUT)

Video bandwidth:

Y: 25 Hz to 5.5 MHz (±1 dB) 5.75 MHz (-3 dB) PB, PR: 25 Hz to 1.3 MHz (±1 dB) 1.5 MHz (-6 dB) typ.

S/N ratio: K factor:

Better than 55 dB Less than 1%

(Analogue composite IN/composite OUT)

Video bandwidth: S/N ratio: K factor

Y: 25 to 5.5 MHz (±1 dB) Better than 20 ns Less than 2%

(Video input connector)

Analogue component input:

BNC×3 (Y, PB, PR) Y: 1.0 Vp-p, 75Ω PB, PR: 0.7 Vp-p, 75Ω (100% colour bar, 0% setup) BNC×2, loop-through, 75Ω on/off

Analogue composite input:

Reference input:

Analogue composite BNC $\times$ 2, loop-through, 75 $\Omega$  on/off

Serial digital component input (option):

Complies with EBU Tech. 3267-E standard, BNCx2, active through (Video output connector)

Analogue component output:

BNC×3 (Y, PB, PR) Y: 1.0 Vp-p, 75Ω Pв, Pя: 0.7 Vp-p, 75Ω (100% colour bar, 0% setup)

Analogue composite output: BNCx3

Video1/video2/video3 (superimpose

Serial digital component output

(option):

Complies with EBU Tech. 3267-E

standard, BNCx3

(Video signals adjustment)

Composite video input signal: ±3 dB Video output gain: ±3 dB Video output chroma gain: ±3 dB Video output chroma phase: ±30° Video output black level: ±100 mV Video output sync phase: ±6 μs Video output SC phase: ±180° Video output Y/C delay: ±300 ns

#### **AUDIO**

(Digital audio)

Sampling frequencies: 48 kHz Quantizing: 16 bits Frequency response: 20 Hz to 20 kHz ±1 dB

Dynamic range:

Better than 90 dB (1 kHz, emphasis OFF,

"A" weighted)

Distortion: Less than 0.05% (1 kHz, emphasis OFF,

standard level)

+4/0/-20 dBu

Crosstalk: Less than -80 dB (1 kHz, between 2 channels)

Wow & flutter: Below measurable limit Headroom: 18 dB

Emphasis: T1=50μs/T2=15μs (on/off selectable)

(Cue track)

Frequency response: 300 Hz to 6 kHz ±3 dB

(Audio input connector)

Analogue input (CH1/CH2): XLRx2, 600Ω/high impedance selectable,

Digital input (CH1/CH2):

XLRx1, AES/EBU format Serial digital input (option): Complies with EBU Tech. 3267-E

standard (BNC)

**Cue track input:** 

XLR×1, 600Ω/high impedance selectable, +4/0/-20/-60 dBu

(Audio output connector)

Analogue output (CH1/CH2): Digital output (CH1/CH2): Serial digital output (option):

XLRx2, low impedance, +4/0/-20 dBu XLR×1, AES/EBU format Complies with EBU Tech. 3267-E

standard (BNC)

Cue track output: **Monitor output:** Headphones:

XLR×1, low impedance, +4/0/-20 dBu XLRx2, low impedance, +4/0-20 dBu Variable level, mini-jack, 8Ω

Other input/output connector

Time code input: XLR×1, 0.5 to 8 Vp-p Time code output: XLR×1, 2.0 Vp-p RS-422A input/output:

RS-422A output: RS-232C:

D-sub 9-pin, RS-422A interface D-sub 9-pin, RS-422A interface D-sub 25-pin, RS-232C interface

Parallel input/output: Encoder remote:

D-sub 25-pin D-sug 15-pin

Weight and dimensions when shown are approximately. Specifications are subject to change without notice.

#### SAFETY PRECAUTIONS

#### GENERAL GUIDELINES

- When servicing, observe the original lead dress. If a short circuit is found, replace all parts which have been overheated or damaged by the short circuit.
- After servicing, see to it that all the protective devices such as insulation barriers, insulation papers shields are properly installed.
- After servicing make the following leakage current checks to prevent the customer from being exposed to shock hazards.

#### LEAKAGE CURRENT COLD CHECK

- Unplug the AC cord and connect a jumper between the two prongs on the plug.
- 2. Measure the resistance value, with an ohm meter, between the jumpered AC plug and each exposed metallic cabinet part on the equipment such as screwheads, connectors, control shafts, etc. When the exposed metallic part has a return path to the chassis, the reading should be between 1  $\mathrm{M}\Omega$  and  $5.2\,\mathrm{M}\Omega$ .

When the exposed metal dose not have a return path to the chassis, the reading must be  $\infty$ .




Figure 1

#### LEAKAGE CURRENT HOT CHECK (See Figure 1)

- Plug the AC cord directly into the AC outlet.
   Do not use an isolation transformer for this check.
- 2. Connect a  $1.5\,\mathrm{K}\,\Omega$ , 10W resistor, in parallel with  $0.15\,\mu$  F capacitor, between each exposed metallic part on the set an a good earth ground such as a water pipe, as shown in Figure 1.
- Use an AC voltmeter, with 1000 ohms/volt or more sensitivity, to measure the potential across the resistor.
- Check each exposed metallic part, and measure the voltage at each point.
- Reverse the AC plug in the AC outlet repeat each of the above measurements.
- 6. The potential at any point should not exceed 0.75 volts RMS. A leakage current tester (Simpson Model 229 equivalent) may be used to make the hot checks, leakage current must not exceed 1/2 milliamp. In case a measurement is outside of the limits specified, there is a possibility of a shock hazard, and the equipment should be repaired and rechecked before it is returned to the customer.

#### **ELECTROSTATICALLY SENSITIVE (ES) DEVICES**

Some semiconductor (solid state) devices can be damaged easily by static electricity. Such components commonly are called Electrostatically sensitive (ES) Devices. Examples of typical ES devices are integrated circuits and some field-effect transistors and semiconductor "chip" components. The following techniques should be used to help reduce the incidence of component damage caused by static electricity.

- Immediately before handling any semiconductor component or semiconductor-equipped assembly, drain off any electrostatic charge on your body by touching a known earth ground.
  - Alternatively, obtain and wear a commercially available discharging wrist strap device, which should be removed for potential shock reasons prior to applying power to the unit under test.
- After removing an electrical assembly equipped with ES devices, place the assembly on a conductive surface such as aluminum foil, to prevent electrostatic charge buildup or exposure of the assembly.
- Use only a grounded tip soldering iron to solder or unsolder ES devices.
- Use only an anti-static solder removal device classified as "anti-static" can generate electrical charges sufficient to damage ES devices.
- 5. Do not use freon-propelled chemicals. These can generate electrical charges sufficient to damage ES devices.
- 6. Do not remove a replacement ES device from its protective package until immediately before you are ready to install it. (most replacement ES devices are packaged with leads electrically shorted together by conductive foam, aluminum foil or comparable conductive material).
- Immediately before removing the protective material from the leads of replacement ES device, touch the protective material to the chassis or circuit assembly into which the device will be installed.
  - CAUTION: Be sure no power is applied to the chassis or circuit, and observe all other safety precautions.
- 8. Minimize bodily motions when handling unpackaged replacement ES devices. (Otherwise harmless mother such as the brushing together of your clothes fabric or the lifting of your foot from a carpeted floor can generate static electricity sufficient to damage an ES device).

#### X-RADIATION

#### WARNING

- 1. The potential source of X-Radiation in EVF sets is the High Voltage section and the picture tube.
- When using a picture tube test jig for service, ensure that jig
  is capable of handling 10kV without causing X-Radiation.
   NOTE: It is important to use an accurate periodically
  calibrated high voltage meter.
- 3. Measure the High Voltage. The meter (electric type) reading should indicate 2.5kV, ± 0.15kV. If the meter indication is out of tolerance, immediate service and correction is required to prevent the possibility of premature component failure. To prevent an X-Radiation possibility, it is essential to use the specified picture tube.

#### IMPORTANT

"Unauthorized recording of copyrighted television programs, video tapes and other materials may infringe the right of copyright owners and be contrary to copyright laws."

#### **■ THIS APPARATUS MUST BE EARTHED**

To ensure safe operation the three-pin plug must be inserted only into a standard three-pin power point which is effectively earthed through the normal house-hold wiring.

Extension cords used with the equipment must be three-core and be correctly wired to provide connection to earth. Wrongly wired extension cords are a major cause of fatalities.

The fact that the equipment operates satisfactorily does not imply that the power point is earthed and that the installation is completely safe. For your safety, if in any doubt about the effective earthing of the power point, consult a qualified electrician.

#### DO NOT REMOVE PANEL COVER BY UN-**SCREWING**

To reduce the risk of electric shock, do not remove cover. No user serviceable parts inside. And do not insert fingers or any other objects into the video cassette holder.

#### **WARNING:**

A MATERIA (A MATERIA) A MATERIA (A MATERIA)

TO REDUCE THE RISK OF FIRE OR SHOCK HAZARD, DO NOT EXPOSE THIS EQUIPMENT TO RAIN OR MOISTURE.

#### CAUTION:

TO REDUCE THE RISK OF FIRE OR SHOCK HAZARD, AND ANNOYING INTERFERENCE. USE THE RECOMMENDED ACCESSOIRES ONLY.

#### CAUTION:

To reduce the risk of fire or shock hazard, refer change of switch setting inside the unit to qualified service personnel.


#### Operating precaution

Operation near any appliance which generates strong magnetic fields may give rise to noise in the video and audio singals. If this should be the case, deal with the situation by, for instance, moving the source of the magnetic fields away from the unit before operation.

is the safety information.

#### Attention/Attentie

- This apparatus contains a lithium battery for memory back-up.
- For the removal of the battery at the moment of the disposal at the end of the service life please consult your dealer.
- Do not throw away the battery. Instead, hand it in as hazardous waste.
- Dit apparaat bevat een lithiumbatterij voor memory back-up.
- · Raadpleeg uw leverancier over de verwijdering van de batterij op het moment dat u het apparaat bij einde levensduur afdankt.
- Gooi de batterij niet weg, maar lever hem in als KCA.



### **BLOCK DIAGRAMS**

#### **CONTENTS**


VIDEO OVERALL	1-1
AUDIO OVERALL	1-2
RF OVERALL	1-3
F1 SERVO	1-5
F2 SYSCON	1-6
F3 SIF [AJ-YA750]	1-9
F4 V-OUT (1/2)	1-10
F4 V-OUT (2/2)	1-11
F5 REC PB	1-13
F6 VIDEO IN	1-14
F7 A-PROC	1-17
F8 ADDA	1-18
H2 CUE	1-20
H3 EQ	1-23
H4 RE AMP	1-24
HEAD BUFFER	1-27

#### **CONTENTS**


- Section 1. Block Diagrams

  Each block diagram has a brief description.
- Section 2. Schematic Diagrams
- Section 3. Circuit Board Diagrams
  This section includes TP & VR location.
- Section 4. IC Information


#### **VIDEO OVERALL BLOCK DIAGRAM**



#### **AUDIO OVERALL BLOCK DIAGRAM**



#### RF OVERALL BLOCK DIAGRAM



## ■ SERVO

[Outline, the characteristic]

- · The motor drive circuit of the T reel, the S reel, the cylinder, the capstan
- . The ATF servo
- · 32 bits of one It controls all of the servos in CPU.

[Way of controlling]

· About the capstan mode and the reel mode of the reel control

The capstan mode is from stop to +/-10 times speed in shuttle.

The capstan mode is while the pinch roller is touch a capstan.

The reel mode is twice of speed from the +/- high speed.

· The T reel control

In the capstan mode, it is doing the control to turn at the torque which was fitted to the volume diameter using the volume diameter data (calculating by the T FG signal of 2 aspects and the S FG signal of 2 aspects). In the reel mode, it is the speed control and the feedforward control which used FG signal.

· The S reel control

It is controlling tension capstan mode reel mode together.

· The capstan control

In record, it does the speed control which used FG signal.

Also, it is hanging a phase control by 1583 Hz to have made with the clock signal (the signal which divided 41.85Mhz in 1/2) of servo CPU and the signal with the occurrence of 294 pulses by the capstan 1 turn. In playback, it is doing the optimal tracking by the ATF servo as phase control and speed control which used FG signal.

(It is doing the phase control of the capstan for ATF error voltage to be minimized).


. The cylinder control

In record, in playback, together, it does a speed control using FG and the phase control goes in the TSR signal (from the REC PB board) and the head switching pulse.


When recording TSR signal, it is made from the input signal or the REF signal and in playback, it is made

from the REF signal or the inner standard (INT SG).

#### F1 SERVO BLOCK DIAGRAM



#### **F2 SYSCON BLOCK DIAGRAM**



[Outline, the characteristic]

There are SERVO and FRONT in this board as three CPU(SYSCON, I/F, A/V) and CPU out of the board which has a mechanic interface, a remote interface and among CPU, they are linked with the dual port RAM. [Composition]

101	IC2 (EEPROM)	IC17	IC26	IC500	IC503 (EEPROM)	IC515	IC516	IC513, 514	IC701	IC702 (EEPROM)	IC703	IC710
·SYSCON-CPU	· SYSCON-ROM	·SYSCON-RAM	· The mechanism interface-PIO	·I/F-CPU	-I/F-ROM	·RS232C-DRIVER	-RS232C-RECEIVER	-RS422-DRIVER/RECEIVER	·A/V-CPU	·A/V-ROM	·A/V-ROM	TIMECODE

[Function]

The I/F part

The exchange of the signal with the upper front desk part

The exchange of the signal with FRONT CPU (It communicates with the serial).

The exchange of the signal with the parallel port of 25 P

It converts from PIO(IC518) into the parallel signal with the jack board to the jack board through the connector P1 (15B from 14B) mother board through the serial OBJ DO/parallel change IC(IC519, 520, 521, 522) through

the bus. The interface of RS-422A

The interface of RS-232C

Sensor Layout

Tape Begening Sensor M stopper Sol. Take up Reel - T Reel FG Sensor - Capstan Motor Tape Det. LED Brake Sol. REC Inhibit SW Pinch Sol. T Reel Motor Mode SW MIC Connector Slide Rod Unit Loading Motor Reel Position Sensor (Pos 1 & 2) Drum U A/C Head Cleaning Sol. Reel Position Motor Tension Sensor 、 Tape End Sensor S Reel FG Sensor Supply up Reel -S Reel Motor **DEW Sensor** Brake Sol.

# ■SIF (This board is an option).

The input/output interface circuit of the component digital serial signal of 259M-C

- Input loop through
- Automatic Equalization
- · No adjustment
- It is possible to 200 m transmit at the coaxial cable of 5C2V.
- · 3 outputs
- · The signal output is 75 \ \Omega\$ 0.8V±10%.

# The record system

A signal from the jack board is inputted to IC252 of the input equalizer and PLL with the coaxial cable.

It compensates frequency characteristic here automaticaly and it extracts a input clock signal.

An input through signal is output to the Jack board with the coaxial cable via driver circuit (IC255).

If the power supply of the VTR plugs, irrespective of the input choice, the through output always comes out.

The record signal from IC252 goes to serial to parallel conversion IC (IC254) and is changed into the 10 bits parallel signal.

After that, it separates an input audio signal at the SIF DECODER circuit.

A separated audio signal is output to 9 C, 10B of connector P2 through IC305.

The audio signal goes to the audio process board via the mother board.

The video signal goes from connector P1 (19B with 13 A) to the V\_IN board via the mother board through TTL

to ECL conversion IC (IC351,352,353) from buffer (IC304).

# The playback system

A signal from the V\_OUT board is inputted from connector P2 (8B with 2 A) and is inputted to SIF ENCODER


(IC154) via LATCH (IC152) after ECL to TTL conversion (IC104,105,108).

It adds an audio signal here.


This digital signal is changed into the serial signal with parallel to serial converter (IC203) via LATCH(IC202).

It is output by the jack board via the 3 (SOUT-1,2,3) coaxial cable from DRIVER (IC204).


#### F3 SIF BLOCK DIAGRAM



#### F4 V-OUT BLOCK DIAGRAM (1/2)



#### F4 V-OUT BLOCK DIAGRAM (2/2)



# ■V\_OUT

This board processes a video signal after expansion from the REC PB board. The signal compensation in the slow playback mode

VIDEO OUT1, 2 signals are output from the VTR with the going BNC connector by the jack board via the mother board from connector P1(8C, 9C). VIDEO OUT3 is SUPER MIX(IC980), and it MIXs a character and is output from the VTR with the going BNC connector by the jack board via the mother board from connector

It encodes C signal in ENCODER(IC805) and it MIXs it with the Y signal through BPF(L808, C878).

P1(10C).

- The output of the digital signal to the SIF board
- The conversion to the analog signal (The analog component)
  The output of the analog component signal
  - The change into the analog composite signal (Encoder)
    - The output of the analog composite signal (3 sig
- The VIDEO OUT3 has the superimpos
- A video signal after expansion from the REC PB board is inputted in connector P2 (from 21A to 26B). Y signal is inputted in IC(IC362) of the interpolation through 1-H delay circuit (IC352) via LATCH(IC300).
  - A main signal is output via the MUX part and is input in VPROC-IC(IC370).
- After that, a main signal is input in SAV EAV CODE ADD BLANKING MUTE(IC371) through variable delay
- In IC371, a main signal is mixed with the C signal.
- C signal is input in IC(IC362) of the interpolation through 1-H delay circuit (IC358) via LATCH(IC301). 1 - 12
- A main signal is input in VPROC-IC(IC370) via the MUX part. A main signal is input in SAV EAV CODE ADD BLANKING MUTE(IC371) through the 1-H delay (IC372). A main signal is mixed with the Y signal.

  - IC(IC362) of the interpolation keeps the continuity of the flaming in case of trick playback by compens: the upper and lower line signal.
- It adds SAV and EAV signal in SAV EAV CODE ADD BLANKING MUTE(IC371). IC371 mute a blanking part and mixes Y and C signal.
  - ctor P2 (8B with 2 A) to the SIF board via the
- The YC signal is decoded by REC-601 DEC(IC552) and becomes a comp An analog output signal is input in YC DELAY (IC550,551).

sion (IC434, 433, 432).

change in the ECL signal with TTL to ECL conver

- It is output from the VTR with the going BNC connector by the jack board via the m The digital component signal is converted to the analog signal by D/A (IC700).
  - P1 (12 C, PB are 13 C about 11 C, PR about Y) via LPF, CLAMP, BUFFER.
- An analog composite signal is made with the D/A converted component signal. As for the Y signal, a sync is mixed by SYNC ADD(IC901) after CLAMP(IC900). C signal is mixed with the Y signal and is output to VIDEO OUT1, 2 via BUFFER(Q904).

# ■REC/PB

At this board, it is doing main record regenerative signal processing by DVCPRO such as the compression of DVCPRO/the expansion, the sub code signal processing

# The record system

for the compression in REC SHUFFLE (IC3) and REC SHUFFLE MEMORY (IC4) via buffer (IC131,132). The signal from the V\_IN board is inputted from connector P2 (from 10 A) to (15 A) and does

REC COMPRESSION (IC4) compresses a signal.

Then, it connects with the DVC bus which is called REC BD. REC BD is composed with data bus and 3 control

audio signal (from IC143) and VIDEO AUX signal (from IC24) are added to this bus, EE signal is delayed als which are REC BQUIET, REC BDCK and REC BDEN.

by IC26, 27, 28 and inputted to SELECT EE (IC2) and it is output to REC ECC(IC7).

REC ECC(IC7) does addition of error correction code, deshuffling and addition of a sub code signal (from IC501) using MEMORY(IC8). The signal is sent to REC DCI(IC9). At the REC DCI, the recorded signal is converted to 41.85 MHz serial signal which is adequate for recording.

the change to ECL signal with TTL to ECL conversion (IC162). An audio signal is output to connector P2 (17 A from 15B) via the mother board from the AUDIO PROCESS The record signal goes from connector P1 (from 6A to 7A) to the RF AMP board via the mother board after

an audio signal is output to the bus which is called REC BD through buffer (IC143) from REC After that, a

AUDIO(IC6) through buffer (IC142).
VIDEO AUX signal is output from buffer (IC131) and is inputted to IC24. It extracts and decodes VITC and a closed caption signal here.

connects with the REC BD bus as the VIDEO AUX signal.

There are 2 kinds of playback signals, they are from REC head and PLAY head. The playback signal comes from the EQ board via the mother board. The connector is P1 (from 9A to 10A and from 10B to 11B).

back head is inputted fro The playback signal from the pla

P1 (from 10B to 11B).

Then, the signal enters from ECL to TTL conversion (IC213) to IC22.

It goes from there to PB DCI(IC10) via the selecting circuit.

PB ECC (IC11) does Error correction, shuffling, expansion and the sub code signal addition by using It enters from there to PB ECC(IC11) via the return REC HEAD/PB HEAD selecting circuit once again to IC22. MEMORY IC (IC12).

selected by the SELECT EE circuit. The signal is sent to SELECT EE IC (IC2).

The EE signal and the VV signal are selectedl by the SELECT E

The signal is connected with the PB BD bus via BUFFER (IC43).

An audio signal is extracted in PB AUDIO(IC14) from this bus.

The audio signal goes to connector P2(19A) via buffer (IC181).

After that, the audio signal goes to the AUDIO PROCESS board via the mother board. VITC, a closed caption signal are extracted in VIDEO AUX I/F(IC24) from this bus, and they are encoded by

VITC CC ENC (IC24).

The video signal is deshuffled by PB SHUF MEMORY(IC17) and PB SHUFFLE(IC16). A video signal is expanded in PB COMPRESSION(IC13) from this bus.

Y signal is mixied VITC and closed caption signal and it send to TBC circuit via PRE SHUFFLE IC (IC35).

TBC circuit is composed of TBC/FILTER(IC31) and FRAME MEMORY(IC18,20).


A blanking part is inserted by BLANKING INSERT(IC201,203).

It goes from connector P2 (from 24 A to 26B) to the V\_OUT board via the mother board. The C signal send to BLANKING INSERT IC (IC202 and IC204) for insert blanking portion to C signal via TBC circuit (the composition is the same as Y process circuit , which is component by TBC/FILTER (IC31) and FRAME MEMORY(IC19 and 21).

And the C signal send to V\_OUT p.c-board via connector P2 (21B to 23C) and Mother p.c-board from the BLANKING INSERT IC (IC202 and IC204).


1-12

#### F5 REC PB BLOCK DIAGRAM



1 - 13

#### **F6 VIDEO IN BLOCK DIAGRAM**



# ■ VIDEO IN

It switches three kinds of input signals, an analog component, an analog composite and digital serial component (option).

It makes a non standard signal a standard signal by input TBC and it outputs to the RECPB board.

- · It selects 3 input signals.
- Digital Y/C separation, C demodulation
- · Input TBC (The non standard signal correspondence)

An analog component input signal is inputted to switching switch (IC653,703,753) via the entering buffer from connector P1(7C, 8C, 9C).

An analog composite input signal is inputted from connector P1(6C) and is output to A/D converter (IC308) through LPF(FL251) and gain control amplifier (IC254). Gain control amplifier (IC254) is controlled by VR on the fractions.

The composite signal which was made a digital signal is separated by Y and C(4.43MHz) in YCSEP

This IC inputs are digital and the output is analog signal.

The sampling frequency is 17.7 MHz and this signal is composed by IC428, X401 and the surrounding circuit.

Y signal is inputted to selecting switch (IC653).

C signal is changed into the Pb, Pr signal with decoder (IC452,453) and then they are inputted to switching IC

The component or the composite of the analog input signal which was chosen with switch IC (IC653,703,753)

is changed into the digital signal by the A/D converter. This sampling frequency is 13.5 MHz and the sampling clock is made with circuit of the surrounding of IC551

Then, it is inputted to IC (IC802) of input TBC.

A digital input signal is inputted from connector P1 by the parallel (10 bits) ECL signal via the SIF board.

(P1=13A-19A, 13B-19B)

to IC (IC802) of input TBC.

It is changed into the TTL signal at IC108, 101,102,103 and it is changed into 8 bits in IC202 and it is inputted

Input TBC is used to change a non standard signal into the standard signal

The main composition is IC802 and the memory IC803, IC801.

The write clock for TBC memory, which is made by IC551.

The read clock for TBC memory, which is supplied from REC PB p.c-board via connector P2-7A,7B.

The video data signal send to PRE SHUFFLE IC (IC854) from the TBC memory, and it send to connect P2 (12C to 15A, 10A to 12B) via buffer IC (IC857 and 858).

The video data send to REC PB p.c-board via Mother p.c-board from the connector P2 on the Video IN p.c-

### A PROC

[Outline, the characteristic]

It processes a record playback signal by the digital audio signal of DVCPRO.

- The interface of AES/EBU
- The 4 frame memory for the playback at the time of JOG/VAR
- The rate converter (32Khz4ch→48Khz2ch: For the consumer compatibility playback)
- The input selecting circuit (The analog mode, the AESEBU mode/the serial digital mode)
- The meter circuit

[Flow of the signal]

### ◆REC mode

An analog input signal is inputted from connector P1(17C) via the mother board from the ADDA board and then is connected with switching switch (IC600) through BUFFER(IC1), DELAY(IC651, 650).

The AES/EBU input signal with digital input mode enters from the jack board to DIF(IC151) via entering RECEIVER(IC5, 12) to connector P1(6B, 6C) (This IC is the IC of the digital interface of AES/EBU).

It enters (using this IC to compensate the difference of outside the clock phase on this inside of the board) from there to FIFO(IC453) and it is connected with switching switch (IC556) with the serial mode next.

The signal with serial digital input mode is separated from the video signal with the SIF board and goes to the mother board.

CH12 is inputted to connector P2(9C).

CH34 is inputted to connector P2(10B).

It enters DIF(IC200) after choice in CH12 or CH34 with switching switch (IC201) (This IC is the IC of the digital interface of the serial input).

It enters from there to FIFO(IC455) (It uses this IC to compensate the difference of outside the clock phase on this inside of the board).

Next, it is connected with switching switch (IC556) with the AES/EBU mode.

The signal which was switched with switch (IC556) is connected with switching switch (IC600) from INPUT VR(IC600) via DELAY(IC450, 452).

This switching switch does the selecting of analog mode input/digital mode input with 3 types.

After that, through DELAY(IC250, 251) (using this IC for the audio signal, too, to delay a part of being behind in the video signal in in TBC) through MIX(IC750), it goes from connector P2(15B) (the signal name: REC DATA12) through BUFFER(IC6) to the REC PB board via the mother board.

The output of switching switch (IC600) branches and it goes from connector P1(21A) through CUE MIX(IC750) to the CUE board via the mother board.

it uses this to record a signal with digital record mode to the linear track (the CUE track),

### PR mode

A playback signal from the REC PB board is inputted to connector P2(19A) via the mother board.

A signal via RATE CONV(IC550) and the signal of passing without dropping are inputted to switching switch

(IC551) from BUFFER(IC1).

RATE CONV(IC550) is the circuit which changes into the clock frequency of DVCPRO in case of playback of the tape which was recorded by the consumer format (the clock frequency is different) (32KHz Being 48KHz in 4ch Converting into 2ch).

As for the output of switching switch (IC551), it goes from OUTPUT VR(IC600) through FIFO(IC602) to FADE(IC751) via SW(IC600) from BUFF MEM CTRL(IC600).


The AES/EBU mode goes from connector P1(9B, 9C) to the AES/EBU output connector of the jack board via DRIVER(IC4, T1) through DIF(IC151) via DELAY(IC451, 454).

The serial mode goes from connector P2(11A, 11C) to the SIF board via the mother board via BUFFER(IC6) through DIF(IC200) via DELAY(IC801, 802).


The analog output mode goes from connector P1(18B) to the ADDA board via the mother board via

The monitor output mode goes from connector P1(18C) to the ADDA board via the mother board via BUFFER(IC6).

#### F7 A PROC BLOCK DIAGRAM



#### F8 ADDA BLOCK DIAGRAM



### ■AD DA

[Outline, the characteristic] It does the input interface and A/D of the analog audio of CH1, CH2 and it outputs a signal to the AUDIO PROCES board as digital audio.

It does the output interface of the analog audio of CH1, CH2, monitor OUT(L/R CH) and the head phone

# [Input part]

- dance selection : 600  $\Omega$ /HIGH(10K  $\Omega$ ) The impedance sele The balance input
  - Level selection :-20/0/+4 dBu
- The A/D converter (Doing the sampling select of 16 bits, 48kHz)

# [Output part]

- Level selection :-20/0/+4 dBu

The LOW impedance balance output

The D/A converter

# [Flow of the signal]

# ♦CH1 input part

# A balance analog audio signal from the jack board is input in connector P1(6A, 6B, 6C) via the mother board. With IMP SEL(SW4001) in the board, the impedance of 600 $\Omega$ /HIGH(10K $\Omega$ ) can be selected. Next, it is inputted to LEVEL SEL circuit (IC4001, 4002).

1 - 19

Here, the input level is - 20/0/+4 dBu. It is possible to select three kinds of levels by menu.

Next, it converts into the unbalanced signal with the BAL/UNBAL AMP(IC4008) circuit.

Next, it is inputted to INPUT LEVEL ADJ(IC4008). It adjusts a gain from the input by the A/D converter.

Next, it is output to REC LEVEL CONT(IC4005, 6). Here, the REC level can be changed by VR on the front panel. Next, it is inputted to EMP AMP(IC4007).

The resolution is 16 bits and the sampling frequency is 48 kHz. CH1 and CH2 signals are sent from connector P1(17C) via the mother board from the output of the A/D converter via BUFFER(IC4081) at the same time to Next, it is inputted to the A/D converter through BUFFER(IC4083). the A PROC board.

balance analog audio signal from the jack board is stored in connector P1(8A, 8B, 8C) via the mother board

to the same CH1 style. After that, by IMP SEL(SW4041), the selecting of the impedance of 600  $\Omega$ /HIGH(10K  $\Omega$ ) is made of the

switch (In the board).

Next, it is inputted to LEVEL SEL(IC4041, 4047).

It selects here by VAR/UNITY and it is inputted to LEVEL SEL(IC4346, 4342). It sets the selecting of the output level of - 20/0/+4dBu here with the menu. It goes from connector P1(14A, B, C) to the cannon connector of the jack board via the mother board via

MUT(IC4347, 4348) from OUTPUT AMP(IC4343).

MUT does noise mute at the time of power supply ON/OFF.

# ◆R MONI output part

It is processed in the same way as monitor Lch and the signal of Rch of the D/A converter (IC4282) output is output to DE EMP AMP(QR4282, 4284, Q4281) via BUFFER(IC4284).

After that, via OUTPUT LEVEL ADJ(IC4285), UNITY mode is inputted to switch (IC4415). The VAR signal can do level variableness here at head phone VR at the front panel to MONI/HP LEVEL

CONT(IC4414).

Next, it is inputted to switch (IC4415) through 12dB AMP(IC4411). It selects here by VAR/UNITY and it sets the selecting of the output level of - 20/0/+4dBu to LEVEL SEL(IC4416, 4412) here with the menu.

It goes from connector P1(15A, B, C) to the cannon connector of the jack board via the mother board via MUT(IC4417, 4418) from OUTPUT AMP(IC4413).

MUT does noise mute at the time of power supply ON/OFF.

# head phone output part

1 - 19

CONT(IC4341) and goes from connector P2(29A) to the head phone jack of the front panel via the mother The head phone Lch goes via MUT(Q4482,4) via H.P AMP(IC4481) from the output of MONI/HP LEVEL

head phone Rch is H.P in the same way as Lch with the output of MONI/HP LEVEL CONT(IC4414). It s from connector P2(29B) to the head phone jack of the front panel via the mother board via MUT(Q4481. 3) via AMP(IC4481). goes from conr

◆ The others

PIO(IC4503) decodes a parallel signal from the data bus of AV DATA and distributes it among each circuit as the control signal.

Here, the input level is - 20/0/+4 dBu. It is possible to be select with three kinds of level by menu.

Next, it changes into the unbalanced signal here to BAL/UNBAL AMP(IC4042) and it adjusts a gain from the input to the A/D converter to INPUT LEVEL ADJ(IC4042).

Next, here, it comes to REC LEVEL CONT(IC4045, 4048) variably in the REC level in VR at the front panel.

Next, it is inputted to the A/D converter next through BUFFER(IC4084) by EMP AMP(IC4046).

The resolution is 16 bits and the sampling frequency is 48 kHz.
CH1, 2 signals are sent from connector P1(17C) via the mother board from the output of the A/D converter via
BUFFER(IC4081) at the same time to the A PROC board.

After that, it is inputted to D/A converter (IC4122) through BUFFER(IC4125). data name : DASD12).

A CH1 from the PROC board, 2 audio signals are inputted from connector P1(18B) via the mother board (The

♦CH1 output part

It is changed into CH1, 2 analog audio signals here and it is output by 2 systems.

The signal of CH1 is inputted to DE EMP AMP(QR4161, 4162, Q4161) via BUFFER(IC4123).

After that, it is inputted to LEVEL SEL(IC4166, 4164) via OUTPUT LEVEL ADJ(IC4161).

It sets the selecting of the output level of - 20/0/+4dBu here with the menu.

The signal goes from connector P1(10A, B, C) to the cannon connector of the jack board via the via OUTPUT AMP(IC4165) and MUT(IC4167, 4168).

MUT does noise mute at the time of power supply ON/OFF.

# ♦CH2 output part

In the same way as CH1, it inputs the output of the side of CH2 of the D/A converter to DE EMP AMP(QR4221, 4222, Q4221) via BUFFER(IC4124).

After that, it inputs to LEVEL SEL(IC4224, 4222) via OUTPUT LEVEL ADJ(IC4221). It sets the selecting of the output level of - 20/0/+4dBu here with the menu. The signal goes from connector P1(12A, B, C) to the cannon connector of the jack board via the mother board

via OUTPUT AMP(IC4223) and MUT(IC4225, 4226).

MUT does noise mute at the time of power supply ON/OFF.

# ♦L The MONI output part

The audio signal of monitor L/R from the A PROC board is inputted in the same way from connector P1(18C)


via the mother board in CH1, 2 (The data name : DASDLR). After that, it is inputted to D/A converter (IC4282) through BUFFER(IC4291).

It is changed into the analog audio signal of L/R here and it is output by 2 systems. The signal of Lch is inputted to DE EMP AMP(QR4283, 4285, Q4282) via BUFFER(IC4283). After that, via OUTPUT LEVEL ADJ(IC4286), UNITY mode is inputted to switch (IC4345).

VAR signal is inputted to MONI/HP LEVEL CONT(IC4341).

Here, level variableness is made at head phone VR at the front panel. Next, it is inputted to switch (IC4345) through 12dB AMP(IC4341).

#### **H2 CUE BLOCK DIAGRAM**



### CUE

[Outline, the characteristic]

It records and playback a CUE signal in the linear track.

- . The impedance selection : 600  $\Omega$  /10K  $\Omega$
- · Input level selection :-60/-20/0/+4 dBu (-60 is for the microphone).
- Output level selection :-20/0/+4 dBu
- The AD/DA converter
- The 70KHz oscillator (The CUE bias, the CUE erasure, the CTL erasure)

# [Flow of the signal]

### ▶REC mode

As for the CUE input (the cannon connector) of the jack board, the selecting of the impedance of 600  $\Omega$ /10K  $\Omega$  is made of switch (in the board) in entering IMP SEL(SW4101) from connector (6A, B, C).

Next, here, it is - 60/-20/0/+4 to LEVEL SEL(IC4112, 4113, 4114) It is possible to be select with the  $\, \it h^{
m C} \,$  menu of four kinds of input levels of dBu.

Next, it enters switch (IC4106), this switch switches the signal to record to the CUE track and can switch CUE

Next, this IC which goes to REC LEVEL(IC4102) can do REC level variably in VR at the front desk in EVR. Next, it enters a switch (the 5th terminal of IC4002) and a switch (the 12nd terminal of IC4106) via

The signal to record to the head encodes Dolby B in NR ENC(IC4003) after that from the switch (entering from the 5th terminal of IC4002 and outputting from the 4th terminal) to LPF(IC4008) and here, it is selecting a record electric current to ME/MP/MUT SEL(IC4002) by the kind of the tape.

After that, here, it sets a record electric current to REC CURR(VR4001), and next, it MIXs a bias signal next via BIAS TRAP(FL4001) to REC EQ AMP(IC4001) and it records it with the head from connector P4002(3) and in record, the side of TP4003 falls to GND with the HEAD SW (4005 from Q4001) circuit.

The signal which entered from LIM(IC4104, 4105) to the 12nd of switch (IC4106) is DELAY(IC4351), changing the mode signal of 3 V into the mode signal of 5 V in 3-5V BUFF(IC4110) to A/D(IC4109) via ATT(R4118,

4119) (5 frames of digital mode signals delay 5 frames of CUE signals here because it is behind in them). It uses the signal which went from RUFFFR/ICA353 to the A PROC head via connector (2002) for the met

It uses the signal which went from BUFFER(IC4353) to the A PROC board via connector (20C) for the meter display, the monitor mode (containing a head phone) output.

The signal of the jack board for the CUE output shifts 16-bit data back here from DELAY(IC4351) to 16bitS.R (4357 from IC4354).

This is because the D/A converter processes 16 bits of the second half in 32 bits.

Next, it changes the mode signal of 5 V into the mode signal of 3 V in 5-3V BUFF (IC4111) via switch (IC4358)

and it inputs it to D/A converter (IC4109).

It inputs the signal which was changed into being analog to LEVEL SEL(IC4201) via the switch (the output of 4th of the 5th input of IC4106) through BUFFER(IC4107).

Here, it is possible of three kinds of - 20/0/+4 of output levels to be select with the menu.

It goes from connector (8A, B, C) to the cannon connector of CUE OUT of the jack board through that it is possible to do passing MUT(IC4204, 5) to OUTPUT AMP (4204 from Q4201).

The digital CUE MIX signal (the signat name: CUE MIX DATA) passes switch (IC4359) and switch (IC4359) via entering BUFFER(IC4353) from the A PROC board via the mother board to connector (21A), changes 5 V into 3 V in 5-3V BUFF(IC4111) and goes to D/A converter (IC4109).

The signal which was changed into being analog goes from 22, the 23rd terminal to the 1st terminal of switch (IC4106) through BUFFER(IC4107).

Since this, the flow of the record signal to the CUE head is same as CUE IN.

### ◆PB mode

The playback signal from the CUE head goes to entering PB EQ AMP(IC4004) at connector P4002(2).

The P4002(3) side shoten to GND with the HEAD SW (4005 from Q4001) circuit. As for the output of PB EQ AMP(IC4004), it goes from PB BUFF AMP(IC4004, 4005) to 150Hz BEF(IC4005) (being the filter to remove noise from the cylinder).

Next, it makes attenuate because the playback level of the CUE signal becomes high when the tape speed

becomes high-speed in (this place to ATT(IC4006) when searching.

It is select at 0/12 dB of the attenuation level according to the speed.

Next, it decodes Dolby B in NR DEC (entering from the 3rd terminal of IC4003 and outputting from the 6th terminal) after that from the switch (entering from the 3rd terminal of IC4002 and outputting from the 4th terminal) to LPF(IC4008) and it goes to PB LEVEL(IC4101).

This IC can do PB level variably in VR at the front panel in EVR.

Next, the signal which was stored in the 13rd of switch (IC4106) through BUFFER(IC4103) is processed in the flow to be same as the REC mode as to connector (8A, B, C) with connector (20C) by.

The CYL FG signal which entered from connector (18C) goes to CANCEL LEVEL(IC4102) through PHASE SHIFT(IC4012) through 800Hz LPF(IC4011).

It makes cancel the CYL FG component which dives from the cylinder which is contained in the playback signal from the CUE head by MIXing in the output part of PB EQ AMP(IC4004).

It does a phase adjustment in VR4003 of PHASE SHIFT(IC4012), it adjusts a level in VR4004 of CANCEL LEVEL(IC4102) and it makes cancel FG component.

#### EQ

### General

The EQ circuit compensates a frequency and a phase in the playback signal from the head that it is possible to recover in the best condition.

There are a circuit for REC HEAD and a circuit for PB HEAD.

The circuit for PB HEAD has the circuit of the viterbi decode.

The playback of REC HEAD in consumer playback but at this time, it uses a circuit for PB HEAD.

One chip Equalizer PLL IC which has Delay circuit.

# ◆PB HEAD mode

A signal from RF AMP is input to connector (26A,26B) via the mother board.

The signal for ATF goes from 9 A of connectors through PRE FILTER(IC5408) through AMP (Q5108 from Q5101) to the servo board via the mother board. PRE FILTER(IC5408) is composed of BPF and amplifier and BPF makes pass the signal of 470KHz and 680KHz.

The gain of the amplifier can be adjusted by EVR.

The main signal is input in switching IC (IC5101) through AMP (Q5108 from Q5101) and goes to MAIN EQ(IC5408) through AGC(IC5102).

MAIN EQ can adjust gain, phase and group delay by EVR.

AUTO EQ(IC5408) does the automatic fine adjustment of the equalizer for the compatible playback to improve an error rate.

After that, it enters a 1 + D circuit.

The 1 + D circuit processes "1/(1-D2)" in "the interleaved NRZI modulation" of the record mode.

It returns this to the origin and it makes a signal "1" but it is possible to return to the form before the modulation of the record mode by the tape head mode if processing "1+D" with the circuit because the processing of "1-D" is done because it is the differential characteristic.

Therefore, it is doing "1+D" in IC5408.

1/(1-D2)\*(1-D)\*(1+D)=1

After that, it extracts a clock signal in PLL(IC5408) and it outputs PB DAT, PB CLK signal from IC5408.

The PB DAT signal which passed buffer (IC5802) is converted into the ECL signal with TTL to ECL conversion (IC5807) and goes from connector (13C,14A) to the REC PB board via the mother board.

IC5409 controls the PLL loop of PLL(IC5408).

Normally, PLL is ON.

When the envelope level becomes 1/3, ENV DET(IC5407) makes function IC5409 OFF and cuts a loop and makes PLL a hold condition.

This works as the PLL malfunction prevention by the envelope level decline.

It takes out a signal from the back of the 1 + D circuit of IC5408, it makes viterbi decode a digital signal with A/D converter (IC5603)(8bit,41.85MHz) after the amplification in (PB VTB)AMP (8 from IC5601, 2, Q5601) and it sends it to VTB(IC5901).

# ♦REC HEAD mode


A signal from RF AMP is input in connector (28A,28B) via the mother board.

The function of each circuit (IC) of the after signal processing is the same as the PB HEAD mode. There is not viterbi decode on this side.


It is recorded by the consumer format and it does the playback of the tape in REC HEAD but the equalizer circuit uses the side of PB HEAD.

The switching circuit for its purpose is IC5101 of the switch, 5806

#### H3 EQ BLOCK DIAGRAM



#### **H4 RF AMP BLOCK DIAGRAM**



### RF AMP

In the REC mode, it is used as the buffer for the signal between REC PB and HEAD BUFFER, in the PB mode it is used as a pre equalizer between HEAD BUFFER and EQ and also it converts a control signal to digital by D/A circuit and sends them to the HEAD BUFFER board via the data bus.

- The carrier wave generator for the test
- REC AMP buffer
- The D/A converter
- pre equalizer

# ♦REC signal

REC signal from the REC PB board is input to connector (8A, 8B, 9A, 9B) via the mother board.

It inputs to LATCH CW GEN (IC5021, 5022) through BUFFER(IC5020).

Normally, it hangs a latch on this place.

In the test mode (short-circuiting among 2-3 of SW5008), make 20.9-MHz CW for maintenance, and it records and it uses this for the measurement of C/N. Then, it goes to the HEAD BUFFER board via connector (14B, 14C) and the mother board from BUFFER(IC5020).

# ◆The playback signal of REC HEAD

The playback signal of REC HEAD from the HEAD BUFFER board is inputted to connector P5003 via the mother board.

it enters ANTAGONISM RESONANCE (5708 from Q5705) through 2ND AMP (5704 from Q5700)

Here, a phase and level adjustment of every channel are done by EVR.

After that, it attenuates the CUE erase and bias frequency component (70KHz) at TRAP(L5703, C5714) and it is sent to TRAP LPF(L5705, L5706, C5724).

TRAP LPF is composed of composition in the 34-MHz trap and LPF.

Next, it goes to MAG CONTROL (Q5716 from IC5054, Q5714).

Here, it adjusts a gain by EVR.

Next, it goes from BUFFER(Q5717, 5718) to the EQ board via the mother board and connector (28A, 28B).

◆PB HEAD playback signal

The playback signal of PB HEAD from the HEAD BUFFER board is inputted to connector P5004 via the mother board.

The signal goes from connector (26A, 26B) to the EQ board via the mother board, being similar flow as the playback of REC HEAD.

# HEAD BUFFER

HEAD BUFFER is interface board which delivers a signal to REC HEAD, PB HEAD, RE HEAD of drum.

HEAD BUFFER is installed on the frame among the a mechanism chassis and H boards.

A connection with the drum is connector (P5002, 5003) with two sheets of flexible boards.

There is no adjustment for the playback mode.

[Composition]

· Two sets of oscillation circuits of the rotary erase (RE)

· Two sets of REC AMP circuits

· Two sets of HEAD AMP (of REC HEAD and for PB HEAD) and rotary erase circuits

Signal Flow

## Rotary Erase

The RE CONTROL circuit (IC5008, IC5025, IC5027, Q5300, Q5301, IC5009, IC5026, IC5028, Q5330, Q5351) controls RE OSC (Q5302, Q5303 and Q5352, Q5353) in the control signal with ON/OFF and electric current value from the REC PB board.

It applies an erasure electric current to the drum with connector P5002 (from 8 to 11).

The erasure frequency is about 34 MHz and the electric current is from 120 to 130 mA.

### ◆ Record

The record signal is supplied from REC AMP via mother board. Then the signal is supplied from connector (13A,13B), RF board and goes to the drum from P5002 via R/P SW. The recording current is 50 to 70 mA pp. In REC AMP(03405, 5408, 5408, 5505, 5506, 5509), the adjustment of the frequency characteristic, the record electric current is made from the outside.

The playback signal from REC HEAD enters from the drum to to R/P SW via P5002(3, 4, 5, 6) then goes to HEAD AMP(IC5060)

It goes from BUFFER(QS700,5701) to the RF AMP board through the mother board via connector (23A,23B). R/P SW is the circuit which selects the connection of the head. R/P SW is composed of Q5401 to Q5405 and Q5501 to Q5504.

in record, it connects with REC AMP and in playback, it connects with HEAD AMP.


### ▶ Playback

There are tow kinds of playback mode, one is by REC head and the othe is by PLAY head.

The playback signal from REC HEAD goes to HEAD AMP(IC5060) from Drum via P5002 (3, 4, 5, 6 pin). It goes to RF AMP board through the mother board via connector (23A,23B).

The playback signal from PLAY HEAD goes to HEAD AMP(IC5050) from Drum via P5003 (3, 4, 7, 8 pin). It goes to RF AMP board through the mother board via connector (25A,25B).

#### **HEAD BUFFER BLOCK DIAGRAM**



1 - 27

### SECTION 2


### **SCHEMATIC DIAGRAMS**


#### CONTENTS

#### SCHEMATIC DIAGRAMS


MOTHER	2-1	POWER 1	2-185
F1 SERVO	2-12	POWER 2	2-186
F2 SYSCON	2-31	CARRIAGE	2-187
F3 SIF	2-45	MECH I/F	2-188
F4 V OUT	2-54	A JACK	2-192
F5 REC PB	2-86	UP FRONT 1	2-194
F6 V IN	2-110	UP FRONT 2	2-195
F7 A PROC	2-128	FRONT CPU	2-196
F8 ADDA	2-147	FRONT CPU SUB	2-200
H2 CUE	2-159	FRONT SW	2-201
H3 EQ	2-165	FRONT VR1	2-205
H4 RF AMP	2-174	FRONT VR2	2-205
HEAD BUFFER	2-179	AES/EBU	2-206
VC IVCK	2 101		

#### MOTHER (1/11) SERVO (F1) SCHEMATIC DIAGRAM






MOTHER 1/11




#### MOTHER (4/11) V OUT (F4) SCHEMATIC DIAGRAM




MOTHER 3/11

2—4


#### MOTHER (5/11) REC PB (F5) SCHEMATIC DIAGRAM







**REVERSE SIDE** 

**MOTHER 5/11** 





MOTHER 7/11



#### MOTHER (10/11) EQ (H3)/RF AMP (H4)/HEAD BUFF SCHEMATIC DIAGRAM EQ(H3) $RF\_AMP(H4)$ P019 VJ\$2899A096 P020 VJS2899A096 P019 VJS2899A096 P019 VJS2899A096 P020 VJS2899A096 P020 VJS2899A096 GND GND GND GND GND GND +12V +127 +121 +12V + 1 2 V +12V -12V -12V-12V -12V -12V +7.5V +7.5V +7.5V +7.5V +7.5V +7.5V -7. 5V 5A -7.5V - 5 B -7.5V -7. 5V -7.5V -7.5V 6 A GND 7 A RTV\_SPD\_PB 6B GND GND GND GND GND P1\_6B 7B RTV\_SPD\_RP GND 7 A RE\_A\_CURR RE\_B\_CURR P33\_B7 - 8A REF\_CLK P1\_7B 8B GND P9\_6B — 8B EE\_DATA\_N GND P9\_6A - 8A EE\_DATA\_P 8 C GND P1\_8A — 9A ATF\_P — 10A GND 9A EE\_CLK\_P 10A FECTRLO P1\_8B - 9B ATF\_R GND P9\_6C P9\_7A 9B EE\_CLK\_N GND GND GND P9\_7B P9\_7C - 10B FECTRL1 P9\_8A RECI В P9\_8B, P20\_11A — 11A RECCTRL\_A P9 8C, P20 11B -11B RECCTRL\_B 11A RECCTRL\_A P9\_9A — 11C PB\_DAT\_R\_P P9\_8B P9\_9C -P9\_10A -- 12C PB\_CLK\_R\_N 12B PB\_CLK\_R\_P P33\_A9 P33\_A10 — 12C RECA P33\_B11 — 13C REC\_TESTMOD 13 A GND P33\_A11 - 13B RESET P9\_11B - 14A PB\_CLK\_P\_N P33\_A13 — 14B RECDATA\_P P33\_A17 — 15B REC\_A\_CURR P33\_B13 — 14C RECDATA\_N P33\_B17 — 15C REC\_B\_CURR P33\_B18 — 16C REC\_B\_FREQ GND P9\_12C - 15B VTB\_D\_N5 GND P9\_13C — 16B VTB\_D\_P3 P9\_14C — 17B VTB\_D\_N2 GND P33\_A18 - 16B REC\_A\_FREQ P9\_14B --- 17A VTB\_D\_P2 P33\_B20 — 17C RP\_B P33\_B21 — 18C PB\_B P33\_A20 -178 RP\_A 18B PB\_A P9\_15C — 18B VTB\_D\_P0 P9\_16A - 18C VTB\_D\_N0 P33\_A21 P13\_22A — 19C P9\_20C, P20\_20C — 20C P9\_16C, P19\_19A, P1\_17B — 19A RP\_HSW P1\_16C — 20A REC\_ENV P9\_16B, P19\_19B, -P1\_17A -PB\_HSW PB\_FRP 19B PB\_HSW P1\_17C - 19C RE\_HSW P1\_163 - 20B PB\_ENV PBH P9\_20C, P19\_20C — 20C PB\_ENV PBH P10\_9C - 21B VS\_CLK P9\_23B — 21C VS\_DATA GND GND GND GND P3\_18A, P20\_23A — 23A RF\_CLK P3\_18B, P20\_23B — 23B RF\_DATA P3\_18C, P20\_23C - 23C RF\_EQLD\_H P3\_18B, P19\_23B — 23B RF\_DATA GND GND GND -25A GND 25B GND PB\_PRE\_N B33\_B25 -25C P20\_26A — 26A PB\_OUT\_P — 27A GND P20\_26C -26C PB\_OUT\_G P19\_26A - 26A PB OUT P P19\_26C — 26C P33\_B23 — 27C PB\_OUT\_G 27C GND P20\_28C — 28C RP\_OUT\_G P33\_A23 — 27B RP\_PRE\_P RP\_PRE\_N P20\_28A - 28A RP\_OUT\_P P20\_28B - 28B RP\_OUT\_N 28B 29B RP OUT N P19\_28C — 28C RP\_OUT\_G 29A GND 30A +5 2 9 B 3 0 B GND -29C GND GND GND +5 V +5V 3 0 A +5V +5 V 3 0 B +5V +5V -5 V -5 V -5V -5 V -5V -5V GND D GND GND GND P033 VJP3375A060 GND GND HEAD\_BUFFER GND GND +12V+12V +7.5V -7.5V -7.5V 5 GND 6 GND P20\_7B RE\_A\_CURR 7 - P20\_7C P20\_10A FECTRL0 FECTRL1 P20\_10B 8 P20 12A B\_REC — P20\_12B 9 RECA P20\_12C RESET REC\_TESTMOD P20\_13B — P20\_13C 12 GND P20\_14B RECDATA RECDATA N P20\_14C GND 14 GND GND GND GND REC\_A\_CURR 17 P20\_15B REC\_B\_CURR - P20\_15C REC\_A\_FREQ 18 P20\_16B REC\_B\_FREQ GND GND 19 P20\_17B P20\_17C RP\_A RP B P20\_18B PB A PB\_B P20\_18C GND GND P20\_27B RP\_PRE\_P RP PRE N P20\_27C P20 27A RP PRE G RP\_PRE\_G 24 P20\_25B PB\_PRE\_P 25 PB\_PRE\_N - P20\_25C P20\_25A PB\_PRE\_G PB\_PRE\_G 26 +5V LAND -+5 V ~5V ~5 V GND GND GND

5

**REVERSE SIDE** 

MOTHER 9/11

7

8

2 - 10

9


10

2


2 - 10

3


#### **MOTHER (11/11) OTHERS SCHEMATIC DIAGRAM**




#### SERVO (F1 1/19) CTL1 SCHEMATIC DIAGRAM




## SERVO (F1 2/19) CTL2 SCHEMATIC DIAGRAM




### SERVO (F1 3/19) CTL3 SCHEMATIC DIAGRAM




## SERVO (F1 4/19) CAP FG SCHEMATIC DIAGRAM




#### SERVO (F1 5/19) S FG SCHEMATIC DIAGRAM




## SERVO (F1 6/19) T FG SCHEMATIC DIAGRAM




#### SERVO (F1 7/19) AD DA SCHEMATIC DIAGRAM




## SERVO (F1 8/19) CPU1 SCHEMATIC DIAGRAM




#### SERVO (F1 9/19) CPU2 SCHEMATIC DIAGRAM







#### SERVO (F1 11/19) CPU4 SCHEMATIC DIAGRAM




## SERVO (F1 12/19) ATF SCHEMATIC DIAGRAM




#### SERVO (F1 13/19) SW1 SCHEMATIC DIAGRAM







#### SERVO (F1 15/19) CA CY DRV SCHEMATIC DIAGRAM



## SERVO (F1 16/19) RL DRV SCHEMATIC DIAGRAM




## SERVO (F1 17/19) LM DRV SCHEMATIC DIAGRAM




2-28

REVERSE SIDE F1 SERVO 16/19


## SERVO (F1 18/19) POWER SCHEMATIC DIAGRAM




#### SERVO (F1 19/19) CONNECTOR SCHEMATIC DIAGRAM




## SYSCON (F2 1/14) MAIN 1 SCHEMATIC DIAGRAM




### SYSCON (F2 2/14) MAIN 2 SCHEMATIC DIAGRAM




## SYSCON (F2 3/14) MAIN 3 SCHEMATIC DIAGRAM




#### SYSCON (F2 4/14) MAIN 4 SCHEMATIC DIAGRAM




## SYSCON (F2 5/14) MAIN 5 SCHEMATIC DIAGRAM



#### SYSCON (F2 6/14) I/F 1 SCHEMATIC DIAGRAM




### SYSCON (F2 7/14) I/F 2 SCHEMATIC DIAGRAM




# SYSCON (F2 8/14) I/F 3 SCHEMATIC DIAGRAM (13) SERIAL\_CLK ICS24 MC148588F-R PAT/MA715-TX P\_SERIAL\_OUT 10R0\_L (6) 10WR\_L (6) PORTA\_C\$1\_L (6) PORTA\_C\$2\_L (6) RST\_L >> (1) P\_SERIAL\_IN >> (13) PA5(0:7) Ref No.500 Series.


### SYSCON (F2 9/14) I/F 4 SCHEMATIC DIAGRAM




#### SYSCON (F2 10/14) AV I/F 1 SCHEMATIC DIAGRAM



## SYSCON (F2 11/14) AV I/F 2 SCHEMATIC DIAGRAM



### SYSCON (F2 12/14) AV I/F 3 SCHEMATIC DIAGRAM




2-42

REVERSE SIDE F2 SYSCON 11/14

2 - 42

## SYSCON (F2 13/14) CONNECTOR SCHEMATIC DIAGRAM




## SYSCON (F2 14/14) COMPARISON CHART BETWEEN MODELS


	=========	========	
\$REF\$	NTSC	PAL	ON
C2	*PAT/UBN	*PAT/UBN	0.01/UBN
C3	*PAT/UBN	*PAT/UBN	0.01/UBN
C4	*PAT/UBN	*PAT/UBN	0.01/UBN
C40	*PAT/UBN	*PAT/UBN	0.01/UBN
C41	*PAT/UBN	*PAT/UBN	0.01/UBN
C42	*PAT/UBN	*PAT/UBN	0.01/UBN
C43	*PAT/UBN	*PAT/UBN	0.01/UBN
C44	*PAT/UBN	*PAT/UBN	0.01/UBN
C45	*PAT/UBN	*PAT/UBN	0.01/UBN
C48	*PAT/UBN	*PAT/UBN	0.01/UBN
C5	*PAT/UBN	*PAT/UBN	0.01/UBN
C50	*PAT/UBN	*PAT/UBN	0.01/UBN
C52	*PAT/UBN	*PAT/UBN	0.01/UBN
C54	*PAT/UBN	*PAT/UBN	0.01/UBN
C6	*PAT/UBN	*PAT/UBN	0.01/UBN
C61	*PAT/EVV	*PAT/EVV	16V22/EVV
C62	*PAT/EVN	*PAT/EVN	25V2R2/EVN
C63	*PAT/EVN	*PAT/EVN	25V2R2/EVN
C64	*PAT/EVN	*PAT/EVN	25V2R2/EVN
C7	*PAT/UBN	*PAT/UBN	0.01/UBN
C701	*PAT/UFN	*PAT/UFN	0. 1/UFN
C702	*PAT/UFN	*PAT/UFN	0. 1/UFN
C727	18P/UN	22P/UN	18P/UN
C75	*PAT/EVV	*PAT/EVV	16V22/EVV
C771	120P/UN	2200P/UBN	120P/UN
C786	*PAT/UN	*PAT/UN	12P/UN
C787	*PAT/UN	*PAT/UN	12P/UN
C788	*PAT/UN	*PAT/UN	12P/UN
C8	*PAT/UBN	*PAT/UBN	0.01/UBN
C82	*PAT/UBN	*PAT/UBN	0.01/UBN
C84	*PAT/UN	*PAT/UN	22P/UN
C85	*PÁT/UN	*PAT/UN	12P/UN
D501	*PAT	*PAT	MA715-TX
D502	*PAT	*PAT	MA715-TX
R143	*PAT/J6	*PAT/J6	0/J6
R149	*PAT/J6	*PAT/J6	0/J6
R279	*PAT/J6	*PAT/J6	0/Ĵ6
R282	*PAT/J6	*PAT/J6	0/J6
R32	*PAT/J6	*PAT/J6	10K/J6
R331	*PAT/J6	*PAT/J6	390K/J6
R36	*PAT/J6	*PAT/J6	10K/J6
R37	*PAT/J6	*PAT/J6	390K/J6
R538	*PAT/J6	*PAT/J6	0/J6

	=========	=========	
\$REF\$	NTSC	PAL	ON
R588	*PAT/J6	*PAT/J6	0/J6
R589	*PAT/J6	*PAT/J6	0/J6
R760	0/J6	*PAT/J6	0/J6
R761	*PAT/J6	*PAT/J6	0/J6
R763	*PAT/J6	*PAT/J6	0/J6
R88	100K/J6	*PAT/J6	100K/J6
R89	*PAT/J6	100K/J6	100K/J6
TP1	*PAT	*PAT	EYF6CU
TP10	*PAT	*PAT	EYF6CU
TP11	*PAT	*PAT	EYF6CU
TP12	*PAT	*PAT	EYF6CU
TP2	*PAT	*PAT	EYF.6CU
TP3	*PAT	*PAT	EYF6CU
TP4	*PAT	*PAT	EYF6CU
TP5	*PAT	*PAT	EYF6CU
TP500	*PAT	*PAT	EYF6CU
TP501	*PAT	*PAT	EYF6CU
TP502	*PAT	*PAT	EYF6CU
TP503	*PAT	*PAT	EYF6CU
TP504	*PAT	*PAT	EYF6CU
TP505	*PAT	*PAT	EYF6CU
TP506	*PAT	*PAT	EYF6CU
TP6	*PAT	*PAT	EYF6CU
TP7	*PAT	*PAT	EYF6CU
TP701	*PAT	*PAT	EYF6CU
TP702	*PAT	*PAT	EYF6CU
VR701	*PAT/VR3	*PAT/VR3	100/VR3
X703	VSX0614-T	VSX0615-T	VSX0614-T


# [AJ-YA750] SIF (F3 1/9) OVERALL SCHEMATIC DIAGRAM




#### (AJ-YA750) SIF (F3 2/9) CONNECTOR SCHEMATIC DIAGRAM




### [AJ-YA750] SIF (F3 3/9) SYS IF SCHEMATIC DIAGRAM




### [AJ-YA750] SIF (F3 4/9) IN BUFF SCHEMATIC DIAGRAM



# (AJ-YA750) SIF (F3 5/9) ENCODER SCHEMATIC DIAGRAM



#### [AJ-YA750] SIF (F3 6/9) P2S SCHEMATIC DIAGRAM




2-50


F3 SIF 5/9

2 - 50


## (AJ-YA750) SIF (F3 7/9) S2P SCHEMATIC DIAGRAM



#### (AJ-YA750) SIF (F3 8/9) DECODER SCHEMATIC DIAGRAM



# (AJ-YA750) SIF (F3 9/9) OUT BUFF SCHEMATIC DIAGRAM



## V OUT (F4) COMPARISON CHART BETWEEN MODELS

REF.NO.	NTSC	PAL
	VEP83221A	VEP83221B
C8107	ECUV1H102JV	ECUV1H181JCV
C8150		ECUV1E104ZFV
C8151		ECUV1E104ZFV
C8152		ECUV1H103KBV
C8153		ECUV1H103KBV
C8154		ECEV1HN010QR
C8155		ECUV1H102JV
C8156		ECUV1E104ZFV
C8157		ECUV1E104ZFV
C8166	ECUV1H470JCV	ECUV1H270JCV
C8167	ECUV1H470JCV	
	<u> </u>	ECUV1H270JCV
C8204	ECUV1H102JV	ECUV1H181JCV
C8250		ECUV1E104ZFV
C8251		ECUV1E104ZFV
C8252		ECUV1H103KBV
C8253		ECUV1H103KBV
C8254		ECEV1HN100QR
C8255		ECUV1H102JV
C8256		ECUV1E104ZFV
C8725	ECUV1H120JCV	
C8729	ECUV1H100DCV	
C8810	ECUV1H391JVC	ECUV1H151JCV
C8811	ECUV1H151JCV	ECUV1H471JCV
C8852		ECUV1E104ZFV
C8853		ECUV1H330JCV
C8854		ECUV1E104ZFV
C8855		ECUV1E104ZFV
C8856		ECUV1E104KBN
C8878	ECUV1H330JCV	ECUV1H270JCV
C8879	ECUV1H271JCV	ECUV1H221JCV
C8880	ECUV1H220JCV	
C8881	ECUV1H680JCV	ECUV1H270JCV
C8882	ECUV1H070DCV	
C8883	ECUV1H121JCV	ECUV1H101JCV
C8884		ECUV1H100DCV
C8885	ECUV1H100DCV	ECUV1H470JCV
C8886		ECUV1H330JCV
C8906	ECUV1H220JCV	ECUV1H390JCV
C8907	ECUV1H220JCV	ECUV1H390JCV
C8946	ECUV1H180JCV	ECUV1H330JCV
C8947	ECUV1H121JCV	ECUV1H271JCV
C8953	ECUV1H120JCV	
C8960	ECUV1H330JCV	ECUV1H270JCV
C8970	ECUV1H330JCV	ECUV1H270JCV
D8150		MA152K-TX
20130		INIU INELL. IV


REF.NO.	NTSC	PAL
D8250		MA152K-TX
IC8150		MC74HC125AFR
IC8151		NJM082BM-T1
IC8251		NJM082BM-T1
IC8340	VSI2272	VSI2273A
L8650	VLQ0163J680	VLQ0163J390
L8803	VLQ0163J181	VLQ0163J180
L8808	VLQ0163J270	VLQ0163J150
L8809	VLQ0163J6R8	VLQ0163J5R6
L8810	VLQ0163J5R6	VLQ0163J6R8
L8940	VLQ0163J470	VLQ0163J101
L8960	VLQ0163J560	VLQ0163J470
L8970	VLQ0163J560	VLQ0163J470
Q8810		XN6501-TX
Q8811		MSC2295-BT1
Q8812		MSC2295-BT1
Q8813		MSB709-RT2
R8057	ERJ3GEYJ101V	
R8059	ERJ3GEYJ101V	
R8070	ERJ3GEYJ153V	ERJ3GEYJ183V
R8076	ERJ3GEYJ821V	ERJ3GEYJ471V
R8077	ERJ3GEYJ223V	ERJ3GEYJ153V
R8094		ERJ3GEYJ333V
R8095		ERJ3GEYJ102V
R8096		ERJ3GEYJ102V
R8097		ERJ3GEYJ102V
R8099		ERDS2TJ222
R8131	ERJ3GEYJ822V	ERJ3GEYJ562V
R8132	ERJ3GEYJ222V	ERJ3GEYJ332V
R8140	ERJ3GEY0R00V	
R8141		ERJ3GEY0R00V
R8150		ERJ3GEYJ471V
R8151		ERJ3GEYJ333V
R8152		ERJ3GEYJ103V
R8153		ERJ3GEYJ103V
R8154		ERJ3GEYJ223V
R8155		ERJ3GEYJ105V
R8156		ERJ3GEYJ102V
R8157		ERJ3GEYJ102V
R8158	ERJ3GEYJ102V	
R8242	VRE0034E822	VRE0034E682
R8243	ERJ3GEYJ102V	ERJ3GEYJ222V
R8250		ERJ3GEYJ471V
R8251		ERJ3GEYJ333V
R8252		ERJ3GEYJ103V
R8253		ERJ3GEYJ103V
DEVEDOE CID		

REVERSE SIDE


F3 SIF 9/9

REF. NO.	NTSC	PAL
R8254		ERJ3GEYJ223V
R8255		ERJ3GEYJ105V
R8256		ERJ3GEYJ102V
R8258	ERJ3GEYJ102V	
R8285	ERJ3GEYJ333V	ERJ3GEYJ223V
R8718	ERJ3GEYJ151V	ERJ3GEYJ271V
R8739	ERJ3GEYJ101V	ERJ3GEYJ331V
R8770	ERJ3GEYJ101V	ERJ3GEYJ181V
R8799	VRE0034E752	
R8839	ERJ3GEY0R00V	
R8843	ERJ3GEYJ181V	ERJ3GEYJ101V
R8845	ERJ3GEYJ102V	
R8849	ERJ3GEYJ102V	
R8853		ERJ3GEYJ103V
R8854		ERJ3GEYJ391V
R8855		ERJ3GEYJ391V
R8856		ERJ3GEYJ103V
R8857		ERJ3GEYJ181V
R8858		ERJ3GEYJ331V
R8859		ERJ3GEYJ181V
R8860		ERJ3GEYJ562V
R8861		ERJ3GEYJ562V
R8862		ERJ3GEYJ223V
R8863		ERJ3GEYJ223V
R8864		ERJ3GEYJ223V
R8865		ERJ3GEYJ152V
R8866		ERJ3GEYJ470V
R8876	ERJ3GEY0R00	
R8877		ERJ3GEYJ221V
R8890		ERJ3GEYJ102V
R8891		ERJ3GEYJ102V
R8902	ERJ3GEYJ821V	ERJ3GEYJ221V
R8903	ERJ3GEYJ563V	ERJ3GEYJ221V
R8924	ERJ3GEYJ181V	ERJ3GEYJ271V
R8941	VRE0034E752	
R8960	VRE0034E102	
R8961	VRE0034E560	
R8965	VRE0034E271	
R8970	VRE0034E271	
SW8940	VSS0372	
VC8800		ECV1ZW20X53T
VR8808		VRV0161B102T
X8070	VSX0081	VSX0363
X8150		VSX0567A
X8160	VSX0338	VSX0270
X8250		VSX0567A
X8280	VSX0338	VSX0270


#### **VOUT (F4 1/30) CONNECTOR SCHEMATIC DIAGRAM**




## V OUT (F4 2/30) OVERALL 1 SCHEMATIC DIAGRAM




## V OUT (F4 3/30) OVERALL 2 SCHEMATIC DIAGRAM




### V OUT (F4 4/30) OVERALL 3 SCHEMATIC DIAGRAM




### V OUT (F4 5/30) REG 1 SCHEMATIC DIAGRAM







## V OUT (F4 7/30) REF SC PLL SCHEMATIC DIAGRAM




## V OUT (F4 8/30) SYNC GEN 1 SCHEMATIC DIAGRAM







### V OUT (F4 10/30) SYS SC PLL SCHEMATIC DIAGRAM



### V OUT (F4 11/30) SYNC GEN 2 SCHEMATIC DIAGRAM



### V OUT (F4 12/30) H LOCK PLL 2 SCHEMATIC DIAGRAM




2-66


REVERSE SIDE F4 V OUT 11/30

2-66

### V OUT (F4 13/30) H LOCK PLL 3 SCHEMATIC DIAGRAM




### V OUT (F4 14/30) ENC SC PLL SCHEMATIC DIAGRAM




# V OUT (F4 15/30) D IN BUFF SCHEMATIC DIAGRAM


2-69




### V OUT (F4 16/30) CLK BUFF SCHEMATIC DIAGRAM




### V OUT (F4 17/30) PROC CTRL SCHEMATIC DIAGRAM




## V OUT (F4 18/30) INTERPOLATION SCHEMATIC DIAGRAM




# V OUT (F4 19/30) PROC AMP SCHEMATIC DIAGRAM




#### V OUT (F4 20/30) D OUT BUFF SCHEMATIC DIAGRAM




# V OUT (F4 21/30) SYS IF SCHEMATIC DIAGRAM




# V OUT (F4 22/30) TERMINATOR SCHEMATIC DIAGRAM




## V OUT (F4 23/30) REC601 DEC SCHEMATIC DIAGRAM




## V OUT (F4 24/30) REG 2 SCHEMATIC DIAGRAM




# V OUT (F4 25/30) SYNC BURST SEP SCHEMATIC DIAGRAM




#### V OUT (F4 26/30) CMPNENT DA SCHEMATIC DIAGRAM




# V OUT (F4 27/30) ANALOG ENC SCHEMATIC DIAGRAM




#### V OUT (F4 27B/30) VR SUB SCHEMATIC DIAGRAM




# V OUT (F4 28/30) YC MIX SCHEMATIC DIAGRAM




## V OUT (F4 29/30) CMPNENT BUFF SCHEMATIC DIAGRAM




## V OUT (F4 30/30) CMPSITE BUFF SCHEMATIC DIAGRAM




#### REC PB (F5 1/23) PLL 1 SCHEMATIC DIAGRAM




# REC PB (F5 2/23) PLL 2 SCHEMATIC DIAGRAM




#### REC PB (F5 3/23) REC SHUF SCHEMATIC DIAGRAM




# REC PB (F5 4/23) REC COMP AUD SCHEMATIC DIAGRAM




#### REC PB (F5 5/23) REC ECC SCHEMATIC DIAGRAM



### REC PB (F5 6/23) REC DCI SCHEMATIC DIAGRAM




#### REC PB (F5 7/23) PB DCI SCHEMATIC DIAGRAM




2-92

REVERSE SIDE F5 REC PB 6/23


#### REC PB (F5 8/23) PB ECC SCHEMATIC DIAGRAM




#### REC PB (F5 9/23) PB AUD COMP SCHEMATIC DIAGRAM




# REC PB (F5 10/23) PB SHUF SCHEMATIC DIAGRAM




#### REC PB (F5 11/23) OUT BUFF 1 SCHEMATIC DIAGRAM




# REC PB (F5 12/23) OUT BUFF 2 SCHEMATIC DIAGRAM




#### **REC PB (F5 13/23) CONNECTOR SCHEMATIC DIAGRAM**




### REC PB (F5 14/23) TAPE CTRL SCHEMATIC DIAGRAM




#### REC PB (F5 15/23) VIDEO DATA SCHEMATIC DIAGRAM




#### **REC PB (F5 16/23) PIO SCHEMATIC DIAGRAM**




#### REC PB (F5 17/23) SBC PB SCHEMATIC DIAGRAM







#### REC PB (F5 19/23) SERVO SEPA SCHEMATIC DIAGRAM



# REC PB (F5 20/23) DVC RETERN SCHEMATIC DIAGRAM




## REC PB (F5 21/23) RF DATA SCHEMATIC DIAGRAM




2-106

REVERSE SIDE F5 REC PB 20/23

### REC PB (F5 22/23) POWER SCHEMATIC DIAGRAM




# REC PB (F5 23/23) CONNECTOR SCHEMATIC DIAGRAM



#### REC PB (F5) COMPARISON CHART BETWEEN MODELS


Ref. No.	NTSC	PAL
C911	PAT/UFN	ECUV1E104ZFN
C912	PAT/UFN	ECUV1E104ZFN
C913	PAT/UFN	ECUV1E104ZFN
C914	PAT/UFN	ECUV1E104ZFN
C915	PAT/UFN	ECUV1E104ZFN
C916	PAT/UFN	ECUV1E104ZFN
C917	PAT/UFN	ECUV1E104ZFN
C918	PAT/UFN	ECUV1E104ZFN
C919	PAT/UFN	ECUV1E104ZFN
C920	PAT/UFN	ECUV1E104ZFN
C921	PAT/UN	ECUV1H330JCN
C922	PAT/UN	ECUV1H150JCN
IC1	VSi2161	VSi2268
IC17	MN4706F	MN4707F
IC2	VSi2162A	VSi2269
IC32	VSi2196	VSi2270
IC34	VSi2238B	VSi2271A
IC35	PAT	CG25123-5106
IC36	PAT	CY7C199-20ZC
IC37	PAT	CY7C199-20ZC
IC4	MN4706F	MN4707F
IC501	VSi2159B	VSi2282
IC601	VSi2159B	VSi2282
R101	ERJ6GEY0R00V	PAT/J6
R102	PAT/J6	ERJ6GEY0R00V
R309		PAT/J6
R333	ERJ6GEY0R00V	PAT/J6
R334	ERJ6GEY0R00V	PAT/J6
R335	ERJ6GEY0R00V	PAT/J6
R336		PAT/J6
R337		PAT/J6
R338		PAT/J6
R339		PAT/J6
R340		PAT/J6
R341		PAT/J6
R342		PAT/J6
R343		PAT/J6
R344	ERJ6GEY0R00V	PAT/J6
R345	ERJ6GEY0R00V	PAT/J6
R346		PAT/J6
	ERJ6GEY0R00V	
R347	ERJ6GEY0R00V	PAT/J6
R348	ERJ6GEY0R00V	PAT/J6
R352	ERJ6GEY0R00V	PAT/J6
R353	ERJ6GEY0R00V	PAT/J6
R359	PAT/J6	ERJ6GEYJ103V
R360	ERJ6GEYJ103V	PAT/J6
R543	ERJ6GEY0R00V	PAT/J6
R626	ERJ6GEY0R00V	PAT/J6
R875	PAT/J6	ERJ6GEY0R00V
R941	PAT/J6	ERJ6GEY0R00V
R942	PAT/J6	ERJ6GEYJ271V
R943	PAT/J6	ERJ6GEYJ101V

#### V IN (F6 1/18) CONNECTOR SCHEMATIC DIAGRAM




F5 CHART


# V IN (F6 2/18) POWER SCHEMATIC DIAGRAM




#### V IN (F6 3/18) IN BUFF SCHEMATIC DIAGRAM




#### V IN (F6 4/18) SYS IF SCHEMATIC DIAGRAM




### V IN (F6 5/18) SIF DEC SCHEMATIC DIAGRAM




### V IN (F6 6/18) GAIN CTRL SCHEMATIC DIAGRAM




### V IN (F6 7/18) 1st AD SCHEMATIC DIAGRAM




### V IN (F6 8/18) DECODER SCHEMATIC DIAGRAM




#### V IN (F6 9/18) 4 fsc PLL SCHEMATIC DIAGRAM




#### V IN (F6 10/18) C DEM SCHEMATIC DIAGRAM




#### V IN (F6 11/18) SYNC SEP SCHEMATIC DIAGRAM




# V IN (F6 12/18) 135M PLL SCHEMATIC DIAGRAM




# V IN (F6 13/18) M2 BCAM SELECT SCHEMATIC DIAGRAM




# V IN (F6 14/18) 2nd AD Y SCHEMATIC DIAGRAM




#### V IN (F6 15/18) 2nd AD PB SCHEMATIC DIAGRAM




# V IN (F6 16/18) 2nd AD PR SCHEMATIC DIAGRAM




#### V IN (F6 17/18) TBC SCHEMATIC DIAGRAM




### V IN (F6 18/18) OUT BUFF SCHEMATIC DIAGRAM




#### A PROC (F7 1/19) OVERALL SCHEMATIC DIAGRAM




## A PROC (F7 2/19) CONNECTOR SCHEMATIC DIAGRAM




### A PROC (F7 3/19) DVC IOB SCHEMATIC DIAGRAM




# A PROC (F7 4/19) DVC PLL SCHEMATIC DIAGRAM




# A PROC (F7 5/19) DVC ADLY SCHEMATIC DIAGRAM




### A PROC (F7 6/19) DVC DIO SCHEMATIC DIAGRAM




#### A PROC (F7 7/19) DVC SIO SCHEMATIC DIAGRAM




# A PROC (F7 8/19) DVC DDLY SCHEMATIC DIAGRAM




# A PROC (F7 9/19) DVC SDLY SCHEMATIC DIAGRAM




# A PROC (F7 10/19) DVC DCNV SCHEMATIC DIAGRAM




### A PROC (F7 11/19) DVC INT SG SCHEMATIC DIAGRAM




## A PROC (F7 12/19) DVC CNT SCHEMATIC DIAGRAM




#### A PROC (F7 13/19) DVC CLK SCHEMATIC DIAGRAM




## A PROC (F7 14/19) DVC JOG SCHEMATIC DIAGRAM




### A PROC (F7 15/19) DVC DLY SCHEMATIC DIAGRAM




# A PROC (F7 16/19) DVC DST SCHEMATIC DIAGRAM




#### A PROC (F7 17/19) DVC SYS SCHEMATIC DIAGRAM




### A PROC (F7 18/19) DVC MIX SCHEMATIC DIAGRAM




#### A PROC (F7 19/19) PASSCON SCHEMATIC DIAGRAM



# ADDA (F8 1/12) SCHEMATIC DIAGRAM




# ADDA (F8 2/12) SCHEMATIC DIAGRAM




2-148

REVERSE SIDE F8 ADDA 1/12


## **ADDA (F8 3/12) SCHEMATIC DIAGRAM**




## **ADDA (F8 4/12) SCHEMATIC DIAGRAM**



# ADDA (F8 5/12) SCHEMATIC DIAGRAM




# ADDA (F8 6/12) SCHEMATIC DIAGRAM




2 - 152

REVERSE SIDE F8 ADDA 5/12


# ADDA (F8 7/12) SCHEMATIC DIAGRAM




# **ADDA (F8 8/12) SCHEMATIC DIAGRAM**




# ADDA (F8 9/12) SCHEMATIC DIAGRAM






2-156


REVERSE SIDE F8 ADDA 9/12




### **ADDA (F8 12/12) CONNECTOR SCHEMATIC DIAGRAM**




### **CUE (H2 1/6) SCHEMATIC DIAGRAM**




### **CUE (H2 2/6) SCHEMATIC DIAGRAM**




### **CUE (H2 3/6) SCHEMATIC DIAGRAM**




### **CUE (H2 4/6) SCHEMATIC DIAGRAM**




#### **CUE (H2 5/6) SCHEMATIC DIAGRAM**




## **CUE (H2 6/6) SCHEMATIC DIAGRAM**






# EQ (H3 2/9) SCHEMATIC DIAGRAM




2-166


REVERSE SIDE H3 EQ 1/9

### EQ (H3 3/9) SCHEMATIC DIAGRAM




### **EQ (H3 4/9) SCHEMATIC DIAGRAM**






### **EQ (H3 6/9) SCHEMATIC DIAGRAM**




2-170


H3 EQ 5/9

### EQ (H3 7/9) SCHEMATIC DIAGRAM




# **EQ (H3 8/9) SCHEMATIC DIAGRAM**







# RF AMP (H4 1/5) SCHEMATIC DIAGRAM



# RF AMP (H4 2/5) SCHEMATIC DIAGRAM




## RF AMP (H4 3/5) SCHEMATIC DIAGRAM




2-176

REVERSE SIDE H4 RF AMP 2/5


# RF AMP (H4 4/5) SCHEMATIC DIAGRAM




### RF AMP (H4 5/5) SCHEMATIC DIAGRAM




## **HEAD BUFFER (1/2) SCHEMATIC DIAGRAM**




## **HEAD BUFFER (2/2) SCHEMATIC DIAGRAM**




## V/S JACK (1/4) SCHEMATIC DIAGRAM







## V/S JACK (3/4) SCHEMATIC DIAGRAM




#### V/S JACK (4/4) SCHEMATIC DIAGRAM




#### **POWER 1 SCHEMATIC DIAGRAM**




#### **POWER 2 SCHEMATIC DIAGRAM**




#### **CARRIAGE SCHEMATIC DIAGRAM**




## MECHA I/F (1/4) SCHEMATIC DIAGRAM




## MECHA I/F (2/4) SCHEMATIC DIAGRAM




#### MECHA I/F (3/4) SCHEMATIC DIAGRAM







## A JACK (1/2) SCHEMATIC DIAGRAM




## A JACK (2/2) SCHEMATIC DIAGRAM




#### **UP FRONT 1 SCHEMATIC DIAGRAM**






2-195


## FRONT CPU (1/4) CPU SCHEMATIC DIAGRAM




## FRONT CPU (2/4) PIO SCHEMATIC DIAGRAM



### FRONT CPU (3/4) DIAL/AD SCHEMATIC DIAGRAM




## FRONT CPU (4/4) CONNECTOR SCHEMATIC DIAGRAM




2 - 199

#### FRONT CPU SUB SCHEMATIC DIAGRAM




2-200


REVERSE SIDE FRONT CPU 4/4




#### FRONT SW (2/4) LED SCHEMATIC DIAGRAM



## FRONT SW (3/4) SW SCHEMATIC DIAGRAM



2 - 203




2 - 204


REVERSE SIDE FRONT SW 3/4

2 - 204


#### FRONT VR 1 SCHEMATIC DIAGRAM



#### FRONT VR 2 SCHEMATIC DIAGRAM



## **AES/EBU SCHEMATIC DIAGRAM**



2 - 206


# **CIRCUIT BOARDS**

#### **CONTENTS**


#### **CIRCUIT BOARD DIAGRAMS**


CIRCUIT BOARD LOCATION	3-1
F1 SERVO	3-3
F2 SYSCON	3-4
F3 SIF (AJ-YA750)	3-5
F4 V OUT	3-6
F5 REC PB	3-7
F6 V IN	3-8
F7 A PROC	3-9
F8 ADDA	3-10
H2 CUE	3-11
H3 EQ	3-12
H4 RF AMP	3-13
UP FRONT 1	3-14
HEAD BUFFER	3-14
FRONT CPU SUB	3-15
V/S JACK	3-15
POWER 1	3-16
POWER 2	3-17
MECH I/F	3-18
A JACK	3-19
FRONT CPU	3-21
FRONT SW	3-21
MOTHER	3-22


## **CIRCUIT BOARD LOCATION**



			F1 SE	RVO				
Transistors			IC64	E-1	©	IC401	<b>B</b> -5	©
Q1	E-4	©	IC65	E-1	©	IC402	C-4	Œ
Q2	E-4	©	IC66	E-2	©	IC403	D-4	Ð
Q3	E-4	©	IC67	D-1	Ð.	1C404	C-4	®
Q4	E-4	©	IC68	D-1	0	IC450	B-3	1
Q5	E-4	©	IC69	D-2	Ð,	IC451	A-4	
Q6	D-4	©	IC70	E-1	Ð	1C452	B-3	(E)
Q340	C-1	•	IC71	E-1	©	1C500	C-3	Ð
Q341	C-1		1C72	D-2	©	IC510	1-4	Ð
Q380	B-1		IC73	D-1	©	IC511	1-4	Ø
Q381	C-1		IC74	D-2	Ð	IC512	1-4	Ð
Q400	<b>A-1</b>		1C80	E-3 D-3	©	IC513	1-4 1-4	Ð
Q401	A-1		1C81 1C82	D-3 D-2	Ð	IC514 IC515	1-4 1-4	© ©
Q402	B-1		IC82	D-2	© ©	IC515	1-4	© ©
Q403	B-1		IC120	C-3	(Ē)	IC516	1-4	Ø.
Q500	C-4	©	IC121	C-3	Ð	1C600	C-2	©
Q501	C-4	©	IC160	C-2	Ð	10000	U-2	
Q510	C-4	©	IC161	C-3	Ð	Test Points		
Q511	Ç-4	©	IC162	D-3	Ð	TP1	E-4	
<b>-</b>			IC200	G-4	Œ	TP2	D-4	©
Transistor-Res	istors		IC201	G-4	©	TP30	E-4	•
QR1	E-4	Ð	IC202	G-4	Œ.	TP31	E-2	
QR2	E-4	Ø	IC203	F-4	©	TP32	E-3	©
QR3	E-4	©	IC204	G-2	©	TP33	E-3	Ö
QR4	D-4	©	IC205	G-4	Ē	TP34	F-3	_
QR5	D-4	Ð	IC207	G-4	Õ	TP35	F-3	
QR6	D-4	Ð	IC230	1-1	Ö	TP60	D-2	
QR7	D-4	Ð	IC231	1-3	©	TP80	D-2	
QR8	D-4	Ð	IC235	1-1		TP81	E-2	
QR30	E-3	©	IC236	1-3	(Ē)	TP82	D-2	
QR81	E-3	Œ	IC237	H-2	Ð	TP83	E-2	
QR82	D-3	Ø	IC238	1-2	©	TP120	C-2	
QR83	D-3	Ð	1C239	1-2	©	TP121	F-2	
QR84	D-3	Ð	IC240	H-2	©	TP122	C-2	
QR85	E-3	Ð	IC241	F-3	Ð	TP123	F-2	
QR120	C-3	<b>©</b>	IC260	H-3	©	TP160	C-2	
QR121	C-3	Ð	IC261	J-3	©	TP161	D-2	
QR122	C-3	Ð	IC262	1-3	©	TP162	C-2	
QR123	C-3	Ð	IC263	1-3	Ø	TP163	E-2	_
QR124	C-3	Ð	1C264	J-4	(E)	TP200	G-4	©
QR160	C-3	Ð	IC265	F-3	©	TP201	G-4	_
QR161		Ø	IC266	G-3	©	TP202	G-4	©
QR162 QR163	D-3 D-3	Ø Ø	IC267	G-3	©	TP230	H-1	
QR164	D-3	Ð	IC268	G-3	©	TP231	D-1	
QR340	A-2	©	1C269	F-3	©	TP232	D-1	
QR341	A-2	©	IC280	F-1	©	TP233	E-1	
QR400	B-2	©	IC281	F-1	© ®	TP234	E-1 F-1	
QR401	B-3	©	IC282	G-2	0	TP280	1	
QR600	B-5	Ð	IC300 IC301	H-2 G-3	0	TP300 TP301	F-1 F-1	
QR601	C-5	Ð	IC301	G-3	Ð Ð	TP301	H-3	
	L		1C302	H-3	©	TP302	G-3	
Integrated Cir	cuits		IC304	G-2	Ð	TP321	F-1	
IC1	E-4	©	10304	G-2	©	TP400	A-4	
IC2	D-4	Đ	IC320	H-4	©	TP401	B-4	
IC3	E-4	Ð	IC321	H-4	Ē	TP450	B-3	
IC30	E-3	(Ē)	IC322	H-3	©	TP451	A-3	
IC31	E-3	ø.	IC323	H-4	©	TP500	B-4	©
IC32	E-4	©	IC324	H-3	©	TG510	F-1	•
1C33	E-3	Õ	IC325	H-3	Ø	TG511	F-4	
IC34	E-2	Œ	IC326	H-3	Õ	····		
IC35	E-3	©	IC340	B-2	Ð	Connectors		
IC60	E-2	Œ	IC341	A-2	Ð	P1	G-5	
IC81	D-1	©	IC342	A-2	Ð	P2	C-5	
IC63	E-2	Ö	IC400	A-4	Ö	1		
				<u> </u>		<u> </u>	<u> </u>	· ·







## F2 SYSCON P.C. BOARD (VEP86146B)

									F2 SY	SCON							-			
Transistors		Q26	D-4 ①	QR7	A-4	©	QR32	B-4 ©	IC9 IC10	C-1 © C-2 ①	IC37 IC500	B-2 ⑤ F-2	IC525 IC527	G-1 F-3	00	IC720 IC721	J-4 I-3	© ©	TP504 TP505	F-2 © F-1 ©
Q3	E-3 ©	- Q27	D-4 ©	QR8	A-1	(E)	QR33 QR34	D-3 (Ē) A-3 (Ē)	IC11	D-3 ⑤	IC501	F-2 €	IC528	E-3	Ē	IC722	1-3	©	TP506	F-1 ©
Q4	D-3 ©	Q28	C-4 ©	QR9	A-3	© ©	QR35	D-4 ®	IC12	D-2 ®	IC502	G-2 🗊	IC529	E-3	Ē	IC723	1-5	Ð	TP701	J-5 ©
Q5	E-4 🕑	Q29	C-4 ①	QR10 QR11	A-3 E-4	©	QR36	D-3 €	IC13	D-2 ©	IC504	E-2 ©	IC530	E-3	©	IC724	1-5	Ð	TP702	J-5 ©
Q6	C-4 ©	Q30	A-4 ©	QR12	A-1	(F)	QR37	A-3 ®	IC14	D-2 🖲	IC505	D-1 ©	IC531	E-2	(F)	IC725	H-4	©	TG1	H-1
Q7	C-4 ©	Q31	A-4 © A-4 ©	QR12	C-1	0	QR38	A-3 (Ē)	IC15	E-2 ©	IC506	E-1 (Ē)	IC532	F-3	(Ē)	IC726	H-4	©	TG2	D-3
Q8	B-4 ©	Q32 Q33	A-4 © A-4 ©	QR14	C-1	©	QR39	A-4 ©	IC16	D-2 🕞	IC507	E-1 (Ē	IC701	H-3	© '	Test Points			TG701	H-4 ©
Q9	C-4 ©	Q33 Q34	B-4 ©	QR15	C-1	©	QR40	A-4 ©	IC17	A-2	IC508	D-1 🕑	IC703	I-1	0				Adjustments	
Q10	C-5 ©	Q35	A-4 ©	QR16	B-1	©	QR41	A-3 ①	IC19	E-4 🖲	IC509	G-2 ©	IC704	H-2	©	TP1	B-2	©		i
Q11	C-4 ©	Q36	A-4 ©	QR17	D-3	Œ	QR42	C-3 (Ē)	IC20	E-4 🕑	IC510	G-3 ©	IC705	G-2	(E)	TP2	E-4	©	VC1	
Q12	B-4 ©	Q37	A-4 ©	QR18	B-3	©	QR701	G-4 🕑	IC23	E-4 ©	IC511	F-3 ©	IC706	G-2	© i	TP3	E-5	©	Switches	
Q13	C-4 ©	Q38	C-3 (P)	QR19	C-3	Ē	QR702	H-3 (Ē)	IC24	D-2 ©	IC512	F-4 ©	IC707	H-3	© ;	TP4	E-4	©		
Q14	B-4 ©	Q39	D-5 ©	QR20	B-4	©	QR703	H-3 ①	IC25	A-3 ©	IC513	G-3 ©	IC708	H-2	©	TP5	B-2	©	SW500	D-1
Q15	B-4 ©	Q701	H-4 ①	QR21	B-3	Ē	QR704	H-3 (Ē)	IC26	B-1 ©	IC514	G-3 ©	IC709	J-2	(E)	TP6	B-2	©	SW501	G-1
Q16	B-4 ©	Q702	H-3 🗊	QR22	B-3	Ē	QR705	H-3 🕑	IC27	B-5	IC515	G-4 ©	IC710	1-2	0	TP7	B-2	©	Connectors	
Q17	B-4 ©	Q703	H-3 ©	QR23	C-3	(Ē)	Integrated Circ		IC28	A-3	IC516	G-4 ©	IC711	1-2	(E)	TP8	A-1		D4	0.5
Q18	B-4 ©	Q704	H-3 ①	QR24	D-3	(Ē)	integrated Circ	zuits	IC29	C-1 ©	IC517	F-1 ©	IC712	1-3	(E)	TP9	D-3		P1	G-5
Q19	B-4 ©	Q705	H-4 ⑤	QR25	A-3	©	IC1	C-1 ©	IC30	D-3 ①	IC518	H-2 ©	IC713	H-2	Ð	TP10	B-1	© ©	P2 P701	D-5 I-1
Q20	B-4 ©			QR26	A-3	(Ē)	IC3	B-3 ©	IC31	D-3 🗊	IC519	I-1 (Ē)	IC714	G-4	0	TP11	B-2	© ©	P701	1-1
Q21	B-4 ©	Transistor-R	esistors	QR27	C-4	©	IC4	B-2 🕞	IC32	C-3 ①	IC520	H-1 🗊	IC715	G-4	Ð	TP12	B-2	-		
Q22	D-4 ®	QR3	A-4 ①	QR28	C-4	©	IC5	A-2 🕑	IC33	C-2 ①	IC521	G-1 🗓	IC716	F-4	0	TP500	F-2 F-2	© ©		
Q23	D-4 ©	QR4	A-2 ⑤	QR29	C-3	€	IC6	B-3 ©	1C34	A-2 ©	1C522	G-1 ①	IC717	G-4	0	TP501 TP502	G-2	© ©		
Q24	C-4 ©	QR5	A-4 🖲	QR30	B-3	©	IC7	E-4 🕑	IC35	C-1 ©	IC523	F-1 ©	IC718	1-3	@ G	TP502	G-2	©		
Q25	C-4 ®	OR6	A-4 (F)	QR31	B-4	©	IC8	D-1 ©	IC36	D-4 🕑	IC524	E-1 ©	IC719	J-4	0	12503	G-2	<u>©</u>		


F2 SYS


ADDRESS INFORMATION


© ... COMPONENT SIDE

© ... FOIL SIDE


TIT COMPANY OF THE CO









					F3	SIF					
Transistors			IC151	B-4	©	IC352	H-4	(Ē)	TP311	J-3	©
	1 110		IC152	C-4	Ð	1C353	G-4	©	TP312	J-3	0
Q251	H-2	©	IC153	B-3	(Ē)	IC354	G-4	©	TG1	B-3	©
Transistor-Resistors		IC154	C-4	©	IC355	H-4	©	TG2	D-1	©	
I fansistor-Resistors			IC155	D-4	©	IC356	H-4	©	TG3	F-2	©
QR51	QR51 F-3 ©			D-4	©	Test Points			TG4	H-1	©
			IC201	D-3					TG5	C-4	©
Integrated Circuits		IC202	C-3	Ð	TP151	D-3	©	TG6	D-3	0	
IC51	F-4	(Ē)	IC203	C-2	©	TP152	D-3	©	TG7	F-4	0
IC52	G-3	©	IC204	C-2	©	TP201	B-2	©	TG8	J-3	©
IC53	G-4	(Ē)	IC251	H-2		TP202	C-2	©	Connectors		
IC54	F-4	©	1C252	F-2	©	TP251	F-2	©			
IC55	G-4	©	1C253	G-3	©	TP301	H-4	©	P202	C-1	
IC56	F-3	©	IC254	H-2	©	TP302	1-4	©	P203	C-1	
IC57	F-4	©	IC255	G-2	©	TP303	I-4	©	P204	C-1	
IC58	F-3	©	IC301	1-3	©	TP304	1-4	©	P251	F-2	
IC101	E-4	©	IC302	H-3	©	TP305	1-4	©	P255	H-1	
IC102	E-4	(Ē)	IC303	I-3	(Ē)	TP306	1-4	©	P3001	G-5	
IC103	D-4	Ð	IC304	G-3	©	TP307	1-4	©	P3002	D-5	
IC104	E-4	©	IC305	1-4	(Ē)	TP308	1-4	©		1	
IC105	E-4	©	IC306	1-4	Ø	TP309	J-4	©	İ		
IC106	D-4	©	IC351	H-4	(Ē)	TP310	J-4	©			



					F3	SIF					
Transistors			IC151	B-4	(Ē)	IC352	H-4	(f)	TP311	J-3	©
Q251	H-2		IC152	C-4	(Ē)	IC353	G-4	Ð	TP312	J-3	©
Q251	11-2		IC153	B-3	Ð	IC354	G-4	©	TG1	B-3	0
ransistor-Re	tor-Resistors		IC154	C-4	©	IC355	H-4	©	TG2	D-1	C
OBE	T =		IC155	D-4	©	IC356	H-4	©	TG3	F-2	C
QR51 F-3 ©			IC156	D-4	Ð	Test Points		•	TG4	H-1	C
ntegrated C	ircuite		IC201	D-3		103(101110			_  TG5   C-		©
<del></del>		IC202	C-3	Ð	TP151	D-3	©	TG6	D-3	©	
IC51	F-4	Ð	1C203	C-2	©	TP152	D-3	©	TG7	F-4	©
IC52	G-3	©	IC204	C-2	©	TP201	B-2	©	TG8	J-3	0
IC53	G-4	Ð	IC251	H-2		TP202	C-2	©	Connectors	· · · · ·	
IC54	F-4	©	IC252	F-2	©	TP251	F-2	©	Connectors	,	
IC55	G-4	©	IC253	G-3	©	TP301	H-4	©	P202	C-1	
IC56	F-3	©	IC254	H-2	©	TP302	1-4	©	P203	C-1	
IC57	F-4	©	IC255	G-2	©	TP303	1-4	©	P204	C-1	
IC58	F-3	©	IC301	1-3	©	TP304	1-4	©	P251	F-2	
IC101	E-4	Ð	IC302	H-3	©	TP305	1-4	©	P255	H-1	
IC102	E-4	Ð	IC303	1-3	Ð	TP306	1-4	©	P3001	G-5	
IC103	D-4	(Ē)	IC304	G-3	©	TP307	1-4	©	P3002	D-5	
IC104	E-4	©	IC305	1-4	(Ē)	TP308	1-4	©			
IC105	E-4	©	IC306	1-4	(Ē)	TP309	J-4	©			
IC106	D-4	0	IC351	H-4	Ē	TP310	J-4	©			







## F4 V OUT P.C. BOARD (VEP83221B)

						F4 V	OUT									
Transistors		Q8806 H-1 ©	Integrated Circuits	IC8151	E-3 ©	IC8265	A-3 ⑤ IC8370	C-3 ©	IC8582	D-4 €	Test Points		VR8200	C-1	Switch	
Q8070	F-2 🕑	Q8807 H-1 © Q8808 I-1 ©	IC8010 G-2 ®	IC8111 IC8160	E-2 (F) C-2 (C)	IC8280 IC8281	B-3 ⑤ IC8371 B-2 ⑥ IC8372	E-3 © C-3 ®	IC8600 IC8601	I-4 I-4	TP70	F-2	VR8201 VR8260	C-1 A-1	SW8940	F-1
Q8071	F-3 ©	Q8809 I-1 ®	IC8011 G-2 © IC8012 F-1 ©	IC8161	C-2 ©	IC8282	B-3 © IC8373	C-4 🗊	IC8602	H-4	TP100 TP101	F-2 F-2	VR8280	B-1	Connectors	
Q8072 Q8700	G-3 © H-3 €	Q8810 H-1 ©	IC8012 F-1 © IC8013 G-2 ©	IC8162	C-2 ©	IC8283	B-2 © IC8374	C-3 ©	IC8603	1-4	TP102	E-2	VR8700	F-1 ©	P8001	G-5
Q8701	H-4 ®	Q8811 H-1 ©	1C8014 G-2 ®	IC8163 IC8164	C-2 ©   C-3 ©	IC8284 IC8300	B-1 ① IC8430 A-4 ② IC8432	B-5 © D-4 €	IC8604 IC8605	J-4 (F)	TP103	E-2	VR8701 VR8702	H-3 © H-3 ©	P8002	D-5
Q8702	H-3 ⑤	Q8812 I-1 © Q8813 H-1 ©	IC8015 F-2 ®	IC8165	C-2 ®	IC8301	B-4 © 108433	E-4 (f)	IC8606	H-4	TP104	E-2	VR8703	1-3 ©	P8003	B-4
Q8703	H-4 🗓	Q8814 I-1 ©	IC8016 G-1 ©	IC8166	C-1 ©	IC8302	B-5 🕤 IC8434	E-4 🕏	IC8650	G-3 ①	TP105 TP106	E-2 E-2	VR8704	G-1 ©	P8004	B-3
Q8704	1-4 (F)	Q8900 J-2 ©	IC8050 F-3 © IC8051 G-3 ©	IC8167	B-3 ①	IC8330	D-3 🕦 IC8500	F-4 ©	IC8651	G-3 ①	TP200	D-3	VR8705	G-3 ©	1	
Q8707 Q8708	I-4 (F) I-3 (F)	Q8901 I-2 ©	IC8070 G-2 ®	IC8168	B-3 ©   B-2 (F)	IC8331 IC8340	C-3 (F) IC8501 E-4 (C) IC8502	G-4 © F-4 ①	IC8700 IC8701	H-4 © H-4 ©	TP650	G-3	VR8706 VR8801	F-1 © H-1 ©		
Q8709	1-3 ©	Q8902 I-2 © Q8940 H-4 ©	IC8071 G-3 ®	IC8169 IC8170	C-2 (f)	IC8350	A-4 © IC8503	F-4 ©	IC8702	H-3 ©	TP651	G-3	VR8802	-1 ©		
Q8710	I-3 🗊	Q8941 H-4 ®	IC8072 G-2 ©	IC8171	C-1 ©	IC8351	A-3 (F) IC8504	G-4 ①	IC8703	I-3 ©	TG8001 TG8002	F-4 E-1	VR8803	I-1 ©		İ
Q8711	I-4 🕑	Q8942 G-2 ©	IC8073 F-2 ©	IC8172	B-2 ©	IC8352	A-4 🖲 IC8505	G-4 🖲	IC8704	J-3 ©	TG8002	A-2	VR8804	H-1 ©		
Q8712	J-4 🗈	Q8943 G-2 ©	IC8074 G-2 © IC8100 E-2 ©	IC8200	D-2 ©	IC8353	A-3 © 1C8506	F-4 ©	IC8801	H-2 ©	TG8004	G-4	VR8805 VR8806	I-1 © I-2 ©		ļ
Q8715 Q8716	I-4 (Ē) J-3 (Ē)	Q8944 H-3 © Q8945 H-3 ©	IC8100 E-2 © IC8101 E-1 ©	IC8201 IC8202	C-1 (F)	IC8354 IC8355	B-4 ⑤ IC8507 B-3 ⑥ IC8508	G-3 © G-4 €	IC8802 IC8804	H-2 (F)			VR8807	J-1 ©		i
Q8717	J-3 🕦	Q8945 H-3 © Q8946 H-3 ©	IC8102 F-1 ®	IC8250	B-1 ①	IC8356	B-4 © IC8509	G-3 ®	IC8805	I-2 ©	Adjustments		VR8808	I-1 ©		
Q8800	H-1 🗊	Q8947 H-4 ©	IC8103 F-1 ®	IC8251	B-1 ©	IC8357	B-3 (F) IC8510	D-4 🕑	IC8900	I-2 ©	VC8070	F-2 ©	VR8900	I-2 ©		ļ
Q8801	H-1 🕑	Q8948 I-4 ©	IC8104 E-1 ©	1C8260	A-1 ©	IC8358	A-4 (F) IC8511	E-4 (f)	IC8901	1-2 ©	VC8800	H-1 ©	VR8901	H-3 ©		
Q8802	H-2 ©	Q8949 I-4 ©	IC8105 E-1 © IC8106 D-1 ©	IC8261 IC8262	A-3 © A-2 ©	IC8359 IC8360	B-3 © IC8550 B-4 © IC8551	C-3 © D-3 ©	IC8902 IC8903	H-2 © H-2 €	VR8100 VR8101	E-1 © F-1 ©	VR8902 VR8903	H-2 © J-2 ©		
Q8803 Q8804	H-2 © I-2 ®	Q8950 I-4 ®	IC8106 D-1 © IC8109 E-2 ©	IC8262	A-2 ©	IC8361	C-3 © IC8552	D-3 ©	IC8904	J-3 ®	VR8102	F-1 ©	VR8940	G-2 ©		
Q8805	I-2 ⑤   H-1 ⑥		IC8150 F-3 ®	IC8264	A-2 (f)	IC8362	A-3 © IC8581	D-3 (F)	IC8980	H-4 ©	VR8160	C-1				

VR260 VIDEO PHASE VR280 ENC SC PHASE REF.

F4 V. OUT P. C. BOARD







								F5 R	EC PB								
Transistors		_	IC19	B-2	(Ē)	IC116	D-3	(£)	IC202	B-3	Ð	IC254	F-4	©	TP109	A-4	©
Q1	E-3	(Ē)	1C20	A-1	Ð	IC117	F-3	(E)	IC203	A-3	©	IC255	E-4	©	TP110	C-1	©
Q501	H-1	(Ē	IC21	B-1	Ð	IC118	F-2	(Ē)	IC204	B-3	©	IC256	E-4	©	TP111	B-2	©
Q301		0	IC22	H-3	©	IC119	G-3	(F)	IC213	H-4	Ð	IC257	E-4	Ø	TP112	B-2	©
Transistor-R	esistor		IC23	1-3	(Ē)	IC120	G-2	€	IC214	1-3	Ð	IC258	E-4	©	TP113	F-3	
			IC24	C-2	©	IC121	E-3	Ð	IC215	H-2	€	IC501	1-1	©	TP114	G-1	©
QR501	H-1	Ð	IC25	G-3	©	IC131	D-4	Ð	IG221	G-4	(Ē)	IC502	J-2	©	TP105	G-4	©
Integrated C	irouite		IC26	D-1	(Ē)	IC132	D-4	(E)	IC222	G-4	Ð	IC503	H-2	(Ē)	TP501	H-1	©
Integrated Circuits IC27		IC27	E-1	Ð	IC133	D-3	(Ē)	IC223	G-4	(Ē)	IC504	J-2	(E)	TP502	H-1	0	
IC1	E-2	©	IC28	E-1	Ð	IC141	B-3	(Ē)	IC224	G-3	(£)	IC505	J-2	©	TP503	H-2	©
IC2	E-1	©	IC30	G-4	0	IC142	C-4	(£)	IC225	F-4	©	IC507	H-1	(Ē)	TP504	H-1	©
IC3	D-4	0	IC31	B-4	©	IC143	D-3	Ð	IC226	H-3	(Ē)	IC508	H-1	Ð	TP505	H-1	©
IC4	D-3	©	IC32	J-3	©	IC144	C-3	(£)	IC227	G-3	(Ē)	IC601	1-2	©	TP601	J-2	©
IC5	D-2	©	IC33	1-4	©	IC145	C-4	(Ē)	IC228	G-2	(Ē)	IC603	1-2	Ð	TP602	J-2	©
IC6	C-4	©	IC34	H-3	©	IC146	G-2	(Ē)	IC231	G-2	(Ē)	IC901	J-4	Ð	TG101	D-2	
IC7	G-1	©	IC35	A-4	©	IC151	G-2	(Ē)	IC232	H-3	Ø	IC903	1-4	Đ	TG102	1-5	©
IC8	G-1	©	IC36	B-5	©	IC161	H-4	(Ē)	IC233	1-3	(Ē)	IC905	1-4	Ē	TG501	G-1	©
IC9	H-4	©	IC37	A-5	©	IC162	H-4	Ē	IC234	F-2	Ð		L			٠	
IC10	1-4	©	IC101	B-2	(Ē)	IC171	F-1	(Ē)	IC235	F-2	(Ē)	Test Points			Adjustments		
IC11	F-2	©	IC102	C-2	(Ē)	IC175	F-2	Ē	IC236	1-2	(Ē)	TP101	D-3	©	VC1	E-3	
IC12	F-1	©	IC103	E-3	(Ē)	IC177	H-2	©	IC237	H-2	©	TP102	D-3	©	VR102	B-1	
IC13	D-1	©	IC104	F-4	(Ē)	IC181	C-1	Ē	IC241	E-2	Ē	TP103	D-3	Ö	VR103	B-1	
IC14	C-2	0	IC111	D-2	(Ē)	IC182	C-1	Ē	IC242	D-2	(Ē)	TP104	D-3	Õ		L	
IC15	B-1	©	IC112	E-4	(Ē)	IC185	A-4	Ö	IC243	D-2	(Ē)	TP105	G-4	©	Connectors		
IC16	A-3	©	IC113	F-3	(Ē)	IC191	B-4	(Ē)	IC251	F-4	Ð	TP106	1-4	©	P1	G-5	
IC17	B-2	©	IC114	E-2	Ē	IC195	A-3	Œ.	IC252	F-4	ē	TP107	J-3	©	P2	D-5	
IC18	A-2	(E)	IC115	F-2	© .	IC201	A-3	(f)	IC253	F-4	(F)	TP108	F-2	Ö	P3	C-1	©


ADDRESS INFORMATION
© ... COMPONENT SIDE
① ... FOIL SIDE

								F5 R	EC PB								
Transistors			IC19	B-2	©	IC116	D-3	Ð	IC202	B-3	©	IC254	F-4	Ē	TP109	A-4	(
Q1	E-3	Ð	1C20	A-1	Ē	IC117	F-3	(Ē)	IC203	A-3	(Ē)	IC255	E-4	(Ē)	TP110	C-1	Ò
Q501	H-1	Ē	IC21	B-1	€	IC118	F-2	Ē	IC204	B-3	Ð	IC256	E-4	(Ē)	TP111	B-2	Ò
			IC22	H-3	©	IC119	G-3	(Ē)	IC213	H-4	©	IC257	E-4	Ē	TP112	B-2	à
Transistor-Re	sistor		IC23	1-3	Ē	IC120	G-2	Ð	IC214	1-3	Ð	IC258	E-4	Ē	TP113	F-3	`
QR501	H-1	_	IC24	C-2	©	IC121	E-3	(Ē)	IC215	H-2	(Ē)	IC501	I-1	©	TP114	G-1	(
QH501	H-1	©	IC25	G-3	©	IC131	D-4	(Ē)	IC221	G-4	(Ē)	IC502	J-2	©	TP105	G-4	0
Integrated Ci	rcuits		IC26	D-1	©	IC132	D-4	(Ē)	IC222	G-4	(Ē)	IC503	H-2	Ð	TP501	H-1	0
	T		IC27	E-1	(Ē)	IC133	D-3	(Ē)	IC223	G-4	Ð	1C504	J-2	(Ē)	TP502	H-1	ē
IC1	E-2	©	IC28	E-1	Ð	IC141	B-3	(E)	IC224	G-3	(£)	IC505	J-2	©	TP503	H-2	0
IC2	E-1	©	IC30	G-4	©	IC142	C-4	(Ē)	IC225	F-4	(F)	IC507	H-1	(Ē)	TP504	H-1	©
IC3	D-4	©	IC31	B-4	©	IC143	D-3	(Ē)	IC226	H-3	(Ē)	IC508	H-1	Ē	TP505	H-1	ē
IC4	D-3	©	IC32	J-3	©	IC144	C-3	Ð	IC227	G-3	Ð	IC601	1-2	©	TP601	J-2	©
IC5	D-2	©	IC33	1-4	©	IC145	C-4	(£)	IC228	G-2	Ð	IC603	1-2	Ē	TP602	J-2	©
IC6	C-4	©	IC34	H-3	©	IC146	G-2	Ð	IC231	G-2	Ð	IC901	J-4	©	TG101	D-2	_
1C7	G-1	©	IC35	A-4	©	IC151	G-2	(Ē)	IC232	H-3	(Ē)	IC903	1-4	Ē	TG102	1-5	©
IC8	G-1	©	IC36	B-5	©	IC161	H-4	(Ē)	IC233	1-3	(Ē)	IC905	1-4	Ē	TG501	G-1	©
IC9	H-4	©	IC37	A-5	©	IC162	H-4	€	IC234	F-2	(£)		<u> </u>		<del></del>		
IC10	1-4	©	IC101	B-2	(Ē)	IC171	F-1	(Ē)	IC235	F-2	(Ē)	Test Points			Adjustments		
IC11	F-2	©	IC102	C-2	(Ē)	IC175	F-2	(Ē)	IC236	1-2	(Ē)	TP101	D-3	0	VC1	E-3	
IC12	F-1	©	IC103	E-3	(Ē)	IC177	H-2	©	IC237	H-2	Ð	TP102	D-3	©	VR102	B-1	
IC13	D-1	©	IC104	F-4	Ø	IC181	C-1	(Ē)	IC241	E-2	(F)	TP103	D-3	Ö	VR103	B-1	
IC14	C-2	©	IC111	D-2	(Ē)	IC182	C-1	Ð	IC242	D-2	(Ē)	TP104	D-3	©			
IC15	B-1	©	IC112	E-4	(Ē)	IC185	A-4	©	IC243	D-2	Ē	TP105	G-4	©	Connectors		
IC16	A-3	©	IC113	F-3	©	IC191	B-4	(Ē)	IC251	F-4	Ð	TP106	1-4	©	P1	G-5	
IC17	B-2	©	IC114	E-2	(Ē)	IC195	A-3	(Ē)	IC252	F-4	Ē	TP107	J-3	©	P2	D-5	
IC18	A-2	©	IC115	F-2	©	IC201	A-3	(F)	IC253	F-4	(Ē)	TP108	F-2	©	P3	C-1	©






©...COMPONENT SIDE



#### F6 V IN P.C. BOARD (VEP83341A)





												10	A IM		
Transistors			Q466	E-1	©	Q754	C-2	©	IC153	E-4 D-4	0	IC303 IC304	I-3 J-3	0	IC45
Q251	1-4	(Ē)	Q551	F-3	©	Q755	C-1	© ©	IC154 IC155	E-4	©	1C308	J-2	©	IC459
Q252	1-3	©	Q552	F-3	©	Q756	C-1	•	IC156	D-4	©	IC351	1-2	Ē	IC460
Q301	1-3	©	Q553	F-3	©	Transistors-R	esistors		IC156	E-3	©	IC352	1-2	© ©	IC50
Q302	1-3	© ©	Q554	F-3	©		T = .		1	D-3	©	IC353	H-3	©	IC50:
Q303	1-3	Đ	Q601	E-1	©	QR151	E-4	Ð	IC164	E-3	-	IC354	J-2	©	IC50
Q351	1-2	(Ē	Q602	E-1	©	QR201	D-4	©	IC165	D-4	© ©	IC355	1-1	©	IC504
Q352	H-3	©	Q603	E-1	©	QR501	H-3	©	IC201		-	1C356	1-2	©	IC50
	1	_	Q604	E-2	©	QR551	F-3	(Ē)	1C202	D-4	©	IC356	1-1	©	IC55
Q401	E-2	©	Q605	E-2	(Ē)	Integrated Ci	rcuits		IC203	B-4	©	IC358	H-1	©	IC55
Q402	F-2	©	Q606	D-1	Ð	<del></del>			IC204	B-4	©	IC359	1-1	©	IC55
Q451	H-1	©	Q607	D-2	Ð	IC51	1-4	©	IC205	C-4	©		H-2	(P)	IC55
Q452	H-1	©	Q608	D-1	©	IC52	I-4	©	IC210	C-3	©	IC401	H-2	Ð	IC56
Q453	G-1	©	Q651	D-3	Ð	IC53	1-5	©	IC251	H-3	©	IC402		_	IC56
Q454	G-1	©	Q652	D-3	Ð	IC54	1-5	©	IC252	1-3	©	1C403	G-3	©	IC56
Q455	G-2	(Ē)	Q653	C-3	(Ē)	IC101	H-4	(Ē)	IC253	C-4	©	IC404	G-3	Ð	IC56
Q456	G-1	(Ē)	Q654	D-3	Ð	IC102	G-4	Ð	IC254	J-3	Ð	IC407	E-2	(E)	IC65
Q457	G-1	(Ē)	Q655	D-2	(Ē)	IC103	G-4	(Ē)	1C255	H-4	Ð	IC408	E-1	©	
Q458	F-1	(Ē)	Q656	E-2	Ð	IC107	F-4	Ð	1C256	H-4	(Ē)	IC418	F-2	©	IC65
Q459	G-1	(E)	Q701	B-2	(£)	IC109	F-4	©	IC257	I-4	Ð	IC419	H-3	©	IC65
Q462	E-1	(Ē)	Q704	C-2	(Ē)	IC110	G-4	©	IC258	I-4	Ð	IC423	G-2	©	IC65
Q463	F-1	Ē	Q705	C-2	©	IC111	F-4	©	IC259	H-4	©	IC428	H-3	©	IC65
Q464	F-1	Ē	Q706	B-3	Ē	IC151	D-4	Ð	IC301	H-3	Ð	IC452	H-1	©	IC66
Q465	F-1	©	Q751	B-2	(Ē)	IC152	D-4	©	IC302	H-3	©_	IC453	G-1		IC66

ADDRESS INFORMATION

© ... COMPONENT SIDE

① ... FOIL SIDE







C VR751 B VR752 VR752 PR TIM PB LEV PR OF PB TIM PB LEV TP701	'1
3652 V OFS	4
P651	3
TG3	4
·	4
Notes to the second sec	4
	5
(FOIL S	SIDE)

									*****			F6	V IN														
Transistors			Q466	E-1	©	Q754	C-2	©	IC153	E-4	©	IC303	1-3	©	IC455	E-1	©	IC701	D-2	(Ē)	IC858	A-5	©	TG1	C-2	VR463	F-1
Q251	1-4	(Ē)	Q551 Q552	F-3	©	Q755 Q756	C-1	Ð	IC154	D-4	©	IC304	J-3	©	IC456	E-1	0	IC702	D-2	(Ē)	Test Points	<del></del>		TG2	H-1	VR464	F-1
Q252	1-3	(Ē)	Q553	F-3 F-3	0	Q/56	C-1	©_	IC155 IC156	E-4	©	IC308	J-2	0	IC459	F-2	(Ē)	IC703	D-2	©				TG3	B-4	VR465	F-1
Q301	I-3	©	Q554	F-3	0	Transistors-Re	esistors		IC161	D-4 E-3	0	IC351 IC352	I-2 I-2	6	IC460 IC501	F-2	(E)	IC705	B-2	0	TP301	1-2		TG4	G-3	VR466	E-1
Q302	1-3	©	Q601	E-1	@	QR151	E-4	Ē	IC164	D-3	© I	IC352	H-3	0	IC501	H-3 H-3	© ©	IC706 IC710	A-2	0	TP351	1-2		TG5	D-1	VR551	E-3
Q303	1-3	©	Q602	E-1	©	QR201	D-4	©	IC165	E-3	» I	IC354	J-2	®	IC502	G-3	© O	IC711	A-2 A-2	() ()	TP401 TP402	F-2 G-2	©	TG6	E-3	VR552	E-2
Q351	I-2	(E)	Q603	E-1	Ö	QR501	H-3	©	IC201	D-4	0	IC355	I-1	8	IC504	G-3	© i	IC751	D-1	©	TP402	G-2 G-2	© ,	Adjustments		VR651	C-2
Q352	H-3	©	Q604	E-2	Õ	QR551	F-3	Œ	IC202	D-4	©	IC356	1-2	0	IC507	H-3	©	IC751	D-1	©	TP403	F-4		VL551	F-2	VR652 VR701	C-2 B-2
Q401 Q402	E-2	(D)	Q605	E-2	(Ē)	Internated Ob-			IC203	B-4	© l	IC357	1-1	©	IC551	F-3	0	IC753	D-1	Ē	TP405	G-2		VR251	J-3	VR702	B-2
Q402 Q451	F-2 H-1	©	Q606	D-1	Ð	Integrated Cir	cuits		IC204	B-4	ē l	IC358	H-1	©	IC552	G-3	©	IC755	A-1	e l	TP451	H-1	ĺ	VR301	1-2	VR703	A-1
Q451 Q452	H-1	(P)	Q607	D-2	Ð	IC51	1-4	©	IC205	C-4	©	IC359	I-1	©	IC554	E-3	©	IC756	B-2	©	TP501	E-2	- 1	VR351	I-1	VR751	B-1
Q452 Q453	G-1	©	Q608	D-1	Ð	IC52	1-4	©	IC210	C-3	©	IC401	H-2	(F)	IC557	F-3	(Ē)	IC760	A-1	©	TP502	E-2		VR352	I-1	VR752	B-1
Q454	G-1	©	Q651	D-3	Ø	IC53	1-5	©	IC251	H-3	©	IC402	H-2	©	IC560	F-3	©	IC761	B-1	©	TP503	G-1		VR353	H-1	VR753	A-1
Q455	G-2	©	Q652	D-3	©	IC54	1-5	©	IC252	1-3	(Đ	IC403	G-3	©	IC561	F-3	(Ē)	IC801	A-3	©	TP551	F-3	ĺ	VR354	H-1	Connectors	L
Q456	G-1	(F)	Q653	C-3	©	IC101	H-4	Ø	IC253	C-4	Ð	IC404	G-3	©	IC562	E-3	(E)	IC802	A-3	©	TP552	E-3	J	VR406	H-2	Connectors	
Q457	G-1	©	Q654 Q655	D-3 D-2	©	IC102	G-4	O O	IC254	J-3	©	IC407	E-2	©	IC567	F-3	©	IC803	C-2	(Ē)	TP553	F-2		VR407	H-1	P1	G-4
Q458	F-1	(Ē)	Q656	E-2	©	IC103	G-4	®	IC255	H-4	©	IC408	E-1	(E)	IC651	D-2	©	IC804	B-3	©	TP601	D-3	ļ	VR408	G-2	P2	D-4
Q459	G-1	(P)	Q701	B-2	Đ Đ	IC107 IC109	F-4 F-4	9	IC256 IC257	H-4	©	IC418	F-2	©	1C652 IC653	D-2	Ð	IC851	A-5	©	TP602	D-3	ĺ	VR409	G-2	!	1
Q462	E-1	ő l	Q701 Q704	C-2	Đ	IC110	G-4	0	IC257	1-4 1-4	© ©	IC419 IC423	H-3	©	IC655	D-3	(E)	1C853	B-5	(F)	TP603	D-3	ļ	VR410	G-2		
Q463	F-1	ě l	Q705	C-2	©	IC110	F-4	0	1C259	1-4 H-4	0	IC423	G-2 H-3	0	1C656	E-3 C-3	00	IC854 IC855	A-3	©	TP651 TP701	C-3		VR459	G-1		
Q464	F-1	ē l	Q706	B-3	Ē.	IC151	D-4	e l	IC301	H-3	©	IC452	H-1	0	IC660	B-3	©	IC856	A-4 A-4	9	TP751	A-3 A-2		VR460 VR461	F-1		
Q465	F-1	$\circ$	Q751	B-2	Ď	IC152	D-4	ě l	IC302	H-3	©	IC453	G-1	©	IC661	C-3	e l	IC857	B-5	<u></u>	TP801	B-2	İ	VR461 VR462	G-1 F-1	]	
							·														11.001			¥11702		<u> </u>	

ADDRESS INFORMATION
© ... COMPONENT SIDE
① ... FOIL SIDE





### F7 A PROC P.C. BOARD (VEP84179B)



Transistors		
Q84150	A-1	
Q84151	A-1	
Q84152	A-1	
Q84153	A-2	
Integrated Circ	cults	
IC84001	C-4	©
IC84002	D-4	©
IC84003	C-4	©
IC84004	- G-4	
IC84005	1-4	
IC84006	D-3	©
IC84007	F-3	©
IC84008	F-3	©
IC84010	E-4	©
IC84011	E-4	©
IC84012	1-3	©
IC84013	C-4	O
IC84100	E-3	©


ADDRESS INFORMATION
© ... COMPONENT SIDE






								F7 A	PROC							
Transistors			IC84101	E-3	©	IC84309	C-2	©	IC84603	F-2	©	IC84859	J-3	©	TP84609	F-2
Q84150	A-1		IC84102	E-3	©	IC84310	C-1	Ē	IC84604	G-1	Ē	IC84860	1-2	©	TP84701	J-2
Q84151	A-1		IC84103	E-3	©	IC84311	E-2	Ö	IC84650	H-2	©	IC84861	1-3	©	TP84702	
Q84152	A-1		IC84104	E-3	©	IC84312	E-2	©	IC84651	H-1	Ē	IC84862	G-3	©	1	1-2
Q84153	A-1		IC84105	F-1	Ē	IC84450	A-4	Ö	IC84702	j-1	(Ē	IC84863	H-3	©	TP84703	1-2
Q04133	A-2		IC84151	B-1	©	IC84451	B-4	©	IC84703	1 1-1	(Ē)	IC84864	1-4	©	TP84704	1-2
Integrated Cir			IC84152	B-1	©	IC84452	A-4	©	IC84704	H-1	Ē	IC84865	H-3	-	TG84001	A-3
integrated Cit	cuits		IC84153	B-1	Ē	IC84453	A-3	©	IC84705	J-1	©	1004000	H-3		TG84002	1-5
IC84001	C-4	©	IC84154	A-2	Ē	IC84454	B-4	©	IC84706	H-1	©	Test Points			TG84003	É-5
IC84002	D-4	©	IC84200	B-2	©	IC84455	B-3	© ©	IC84707	1-1	© ©	TD04450	4.0		Connectors	
IC84003	C-4	©	IC84201	A-2	Ē	IC84457	B-5	©	IC84750	F-3	© ©	TP84150	A-2			
IC84004	G-4	_	IC84250	C-4	©	IC84458	B-3	Ē	IC84751	G-3	©	TP84151	A-2		P1	H-4
IC84005	1-4		IC84251	C-3	©	IC84500	B-2	©	IC84752	G-3	_	TP84152	A-2		P2	C-4
IC84006	D-3	©	IC84301	E-2	©	IC84501	B-1	©	IC84801	B-4	©	TP84153	A-2		Switches	
IC84007	F-3	©	IC84302	D-2	©	IC84501	B-1		IC84801		©	TP84600	G-2			
IC84008	F-3	©	IC84303	E-1	•	IC84550	H-2	©		C-3	©	TP84601	G-2		SW840000	1-4
IC84010	E-4	©	IC84304	D-1	(F)	IC84551		©	IC84850	1-4	(Ē)	TP84602	G-2		SW840001	H-4
IC84011	E-4	©	IC84305	E-1	(b)		H-2	©	IC84852	1-3	Ð	TP84603	G-2	l	ļ	
IC84012	1-3	©	IC84306	C-2	•	1C84556	A-5	0	IC84855	J-3	©	TP84605	F-1	J		
IC84013	C-4	©	IC84306	B-2	©	IC84600	F-1	©	IC84856	I-3	©	TP84606	F-2	ı		
IC84100	E-3	©	IC84307		©	IC84601	F-1	(Ē)	IC84857	J-2	©	TP84607	E-2			
1007100	2-3	<u> </u>	1004308	B-3	©	IC84602	G-1	©	IC84858	-4	(Ē)	TP84608	G-2			


ADDRESS INFORMATION
© ... COMPONENT SIDE
⑤ ... FOIL SIDE




											F8 A	DDA										
Transistors			Q4343	A-2	(Ē)	QR4041	G-3	(Ē)	IC4007		©	IC4163	1-4	(Ē)	IC4291	C-1	Ð	IC4505	E-4	©	TG4122	D-1
0.4000	1-2		Q4344	C-4	(E)	QR4042	G-3	©	IC4008		©	IC4164	F-2	©	IC4341	D-2	(£)	1C4506	F-4	©	Adjustments	
Q4003 Q4041	H-2	(P	Q4345	D-3		QR4121	F-1	©	IC4041		0	IC4165	F-2	©	IC4342	C-2	© ©	Test Points			VR4002	1-3
Q4161	F-1	©	Q4346	D-3		QR4161	F-2	©	IC4042		0	IC4166 IC4167	F-2 F-3	© ©	IC4343 IC4344	D-2 C-2	©	TP83	H-2		VR4042	G-3
Q4162	G-2	•	Q4347	D-3		QR4162	F-2	©	IC4043		()	IC4167	F-3	©	1C4345	D-2	©	TP84	1-2		VR4161	G-2
Q4163	G-3		Q4348	D-3	_	QR4221	D-2	©	IC4044 IC4045		(O)	IC4221	E-2	©	1C4346	G-2	(Ē)	TP90	H-1		VR4221	E-2
Q4164	F-2		Q4349	C-4	©	QR4222 QR4281	E-1 C-1	© ©	IC4045		(E)	IC4222	D-2	©	IC4347	C-3	©	TP121	F-1		VR4281	B-1
Q4165	F-3		Q4350 Q4415	C-4 C-3	©	QR4281 QR4282	B-1	©	IC4047		0	1C4223	E-2	©	IC4348	D-3	Õ	TP123	F-1		VR4282	D-1
Q4166	G-3	©	Q4415 Q4416	C-3		QR4283	D-1	© ·	IC4048		0	IC4224	E-2	Ē	IC4411	C-2	(Ē)	TP126	F-1		Switches	
Q4167	F-3	©	Q4417	B-3		QR4284	B-1	©	IC4081		œ l	IC4225	E-3	©	IC4412	B-2	©	TP161	F-2		Switches	
Q4221	E-1	©	Q4418	B-3		QR4285	D-1	(Ē)	IC4082		©	IC4226	E-3	©	IC4413	B-2	©	TP217	E-1		SW4001	1-4
Q4222	F-2		Q4419	B-4	©	QR4341	A-2	Ē.	1C4083	1-2	©	IC4281	D-1	(F)	IC4414	B-2	©	TP221	E-2		SW4041	H-4
Q4223	F-3		Q4420	B-4	©	QR4342	B-4	(Ē)	IC4084	H-1	(Ē)	IC4282	C-1	©	IC4415	C-2	©	TP281	C-1		Connectors	
Q4224	E-2		Q4481	A-3	©	1.1			IC4085	H-1	©	IC4283	D-1	©	IC4416	B-2	(Ē)	TP283	C-1			
Q4225	E-3		Q4482	A-3	©	Integrated Cir	Cuits		IC4121		(Ē)	IC4284	A-1	©	IC4417	B-3	©	TP285	B-1		P4001	G-4
Q4226	E-3	©	Q4483	A-3	©	IC4001	1-3	©	IC4122		©	IC4285	A-1	Ø	IC4418	C-3	©	TP286	D-1		P4002	D-4
Q4227	E-3	©	Q4484	A-3	(Ē)	IC4002	1-3	©	IC4123		(Ē)	IC4286	D-1	(Ē)	IC4481	A-3	©	TP288	C-1			
Q4281	B-1	Ð	Transistor-Res	eletore		IC4003	1-4	©	IC4124		(Ē)	IC4287	A-1	©	IC4501	F-4	© ©	TP289 TG4001	B-1 G-2			
Q4282	D-1	Ð		T		IC4004	1-4	©	1C4125		© O	IC4288	A-1	©	IC4502 IC4503	E-4 D-4	© .	TG4001	1-2			
Q4341	A-2	Ð	QR4001	1-3	©	IC4005	1-3	©	IC4161		0	IC4289	E-1	© E	IC4503	F-4	© ·	TG4002	F-1			
Q4342	A-2	Ð	QR4002	1-3	©	1C4006	1-2	©	IC4162	H-4	(Ē)	IC4290	E-1		104004	r-4	———	104121	[-1		L	


ADDRESS INFORMATION
© ... COMPONENT SIDE
⑤ ... FOIL SIDE








					F8 A	DDA									
R4041	G-3	(Ē)	IC4007	I-3	(Ē)	IC4163	1-4	©	IC4291	C-1	©	IC4505		© TG4122	D-1
R4042	G-3	(Ē)	IC4008	1-3	©	IC4164	F-2	©	IC4341	D-2	©	IC4506	F-4 (	O Adjustments	
121 161 162	F-1	©	IC4041	H-3	©	IC4165	F-2	©	IC4342	C-2	©	Test Points			т
161	F-2	©	IC4042	G-3	©	IC4166	F-2	Ð	IC4343	D-2	©			VR4002	1-3
62	F-2	©	IC4043	H-4	Ð	IC4167	F-3	©	IC4344	C-2	©	TP83	H-2	VR4042	G-3
R4221	D-2	©	IC4044	H-4	Ð	IC4168	F-3	©	IC4345	D-2	©	TP84	I-2	VR4161	G-2
R4222	E-1	©	IC4045	H-3	©	IC4221	E-2	©	IC4346	C-2	(Ē)	TP90	H-1	VR4221	E-2
સ્ ?81	C-1	©	IC4046	H-3	(£)	IC4222	D-2	©	IC4347	C-3	©	TP121	F-1	VR4281	B-1
281 282 283	B-1	(Ē)	IC4047	H-3	©	IC4223	E-2	©	IC4348	D-3	©	TP123	F-1	VR4282	D-1
283	D-1	(Ē)	IC4048	H-2	©	1C4224	E-2	Ð	IC4411	C-2	(Ē)	TP126	F-1	Court also	<u> </u>
R4284	B-1	© :	IC4081	H-1	Ð	IC4225	E-3	©	IC4412	B-2	©	TP161	F-2	Switches	
R4285	D-1	(Ē)	IC4082	G-1	©	IC4226	E-3	©	IC4413	B-2	©	TP217	E-1	SW4001	-4
r 1341	A-2	(Ē)	IC4083	1-2	(Ē)	IC4281	D-1	Ð	IC4414	B-2	©	TP221	E-2	SW4041	H-4
142	B-4	Ē	IC4084	H-1	(Ē)	IC4282	C-1	©	IC4415	C-2	©	TP281	C-1		
<del></del>	<del></del>		IC4085	H-1	©	IC4283	D-1	©	IC4416	B-2	(Ē)	TP283	C-1	Connectors	
ted Circ	cuits		IC4121	E-1	Ē	IC4284	A-1	Ö	IC4417	B-3	Ö	TP285	B-1	P4001	G-4
C4001	1-3	0	IC4122	F-1	©	IC4285	A-1	Ē	IC4418	C-3	©	TP286	D-1	P4002	D-4
	1-3	©	IC4123	G-1	Œ.	IC4286	D-1	Ē	IC4481	A-3	© .	TP288	C-1		1
04002 0 )3 0 )4 04-05	1-4	©	IC4124	E-1	©	IC4287	A-1	(Ē)	IC4501	F-4	©	TP289	B-1		1
3 )4	1-4	Œ.	IC4125	F-1	Œ	IC4288	A-1	(Ē	IC4502	E-4	©	TG4001	G-2		
3	i-3	0	IC4161	G-2	0	IC4289	E-1	Œ	IC4503	D-4	©	TG4002	1-2		
C4006	1-2	©	IC4162	H-4	(Ē)	IC4290	E-1	(F)	IC4504	F-4	0	TG4121	F-1		












					H2	CUE				-	
Transistors			Transistor-Re	sistors		IC4113	D-3	©	TP101	D-3	
Q4001	B-1	©	QR4001	B-1	©	IC4114	D-4	©	TP102	E-2	
Q4002	B-1	©	QR4002	C-2	©	IC4115	E-4	©	TP103	E-2	
Q4002 Q4003	B-1	© ©	QR4201	C-4	®	IC4116	E-4	(Ē)	TP201	C-3	
Q4004	C-1	©	GN4201	J	O	IC4201	C-2	©	TP202	A-1	
Q4005	B-1	©	Integrated Cir	cuite		IC4202	C-2	(Ē)	TP203	A-1	
Q4006	C-1	©		T		IC4203	C-3	Ð	TG4101	E-2	
Q4101	E-4	(Ē)	IC4001	D-1	©	IC4204	D-4	©	TG4201	A-1	
Q4107	E-3	©	IC4002	D-1	Ē	IC4205	C-4	©	Adjustments		
Q4103	E-3	Ð	IC4003	D-1	©	IC4206	A-2		Aujustinents		
Q4201	C-3	v	IC4004	C-1	Ð	IC4301	B-4	©	VR4001	D-1	
Q4202	C-3		IC4005	D-1	©	IC4302	A-3	(Ē)	VR4002	C-1	
Q4203	C-3		IC4006	D-1	©	IC4303	B-4	©	VR4003	B-2	
Q4204	C-3		IC4008	D-1	©	IC4304	A-3	(Ē)	VR4004	B-1	
Q4205	C-4	(Ē)	IC4009	D-4		IC4305	A-4	©	VR4005	C-1	
Q4206	C-4	(P)	IC4010	D-4		IC4306	A-2	©	VR4201	B-3	
Q4207	A-3	Đ	IC4011	C-2	©	IC4351	B-3	©	VR4202	B-1	
Q4208	A-3	(Ē)	IC4012	B-1	(Ē)	IC4352	A-4	©	Contract		
Q4208 Q4209	B-2	Ð	IC4101	C-3	©	IC4353	B-4	©	Switches		
Q4210	B-2	© .	IC4102	D-3	©	IC4354	B-3	(Ē)	SW4001	E-1	©
Q4210 Q4211	B-2	©	IC4103	D-3	(Ē)	IC4355	B-3	(Ē)	SW4002	C-2	0
Q4211 Q4212	B-2 B-2	Ð.	IC4104	E-3	Ð	IC4356	B-4	(Ē)	SW4101	D-4	
Q4212 Q4213	A-2	@ G	IC4105	E-3	Ð	IC4357	B-4	(Ē)	0		
Q4213 Q4214	A-2 A-2	0	IC4106	D-3	©	IC4358	B-4	(Ē)	Connectors		
Q4214 Q4215			IC4107	D-2	O	IC4359	B-4	(Ē)	P4001	C-5	
Q4215 Q4216	A-2 A-2	© (	IC4108	D-2	©	Tank Balaka			P4002	B-1	
Q4216 Q4217	A-2 A-2	Đ Đ	IC4109	E-2	©	Test Points			P4003	A-1	
Q4217 Q4218	A-2 B-2	~~	IC4110	B-4	©	TP1	D-2				
	B-2 B-2	Ð	IC4111	C-4	(Ē)	TP2	B-1				
Q4219	B-2	(E)	IC4112	D-4	©	TP3	B-1				

ADDRESS INFORMATION

© ... COMPONENT SIDE


① ... FOIL SIDE



3-11


	. 10		-	н	3 EQ				
Transistors		Q5603	B-2 ©	IC5411	C-2 ©	Test Points		VR5210	E-2
Q5001 Q5002 Q5003	A-4 © B-4 © B-4 ©	Q5607 O5608	C-2 (F) C-2 (F) B-3 (F)	IC5601 IC5602 IC5603	B-2 © B-3 © C-3 ©	TP1 TP2 TP101	B-3 D-2 A-2	VR5401 VR5402 VR5403	A-1 © B-1 © B-1 ©
Q5004	A-4 €		sistors	IC5701 IC5702	D-2 © C-2 ©	TP102	B-2	VR5404 VR5406	B-1 © C-1 ©
Q5005 Q5006 Q5007 Q5008	A-4 © B-3 © B-4 © A-3 ©	QR5101 QR5401 QR5402	B-2 (F) B-5 (F) B-5 (F)	IC5703 IC5704 IC5801	C-3 © C-3 © E-4 ©	TP201 TP202 TP203 TP204	D-3 D-2 E-2 D-3	VR5407 VR5408 VR5409	B-2 © C-1 © C-1 ©
Q5009	B-3 ©		rcuits	IC5802	C-3 ©	TP401	D-1	VR5410	D-1 ©
Q5010 Q5011 Q5012 Q5101	B-3 © A-3 © D-1 © A-3 ©	IC5001 IC5101 IC5102	E-1 © B-2 © B-1 ©	IC5803 IC5805 IC5806 IC5807	D-4 © D-4 © C-4 ©	TP402 TP403 TP404 TP405	C-1 C-1 B-2 D-1	VR5410 VR5411 VR5601 VR5801	D-1 C-2 © B-2 D-4 ©
Q5102	A-3 €		D-5 (F)	IC5808 IC5809	C-4 © C-4 ©	TP601	C-3	Switch	
Q5103 Q5104	B-3 © A-3 €	105203	E-3 (F)	IC5809 IC5810 IC5811	B-4 (F) C-5 (F)	TP602. TP801	C-3 D-3 ©	SW5801	D-3 ©
Q5105	B-2 ©	IC5204	D-5 ®	IC5901	C-3 ©	TP802	E-4 ©	Connectors	
Q5106 Q5107 Q5108 Q5109 Q5110 Q5110	B-3 © B-2 © B-2 © A-2 © A-2 © A-2 ©	IC5206 IC5207 IC5208 IC5209 IC5210	C-3 (P) D-3 (©) D-2 (©) D-2 (©) E-3 (©)	IC5902 IC5903 IC5904 IC5951 IC5952	B-4 ① C-4 ① D-4 ① B-3 ① B-3 ②	TP901 TG5101 TG5201 TG5401 TG5801	C-3 A-2 C-2 D-1 D-3	P5003 P5004 P5951 P5952 P5953	A-4 D-1 C-5 D-3 C-2
Q5201	D-2 ®	IC5401 IC5402	B-4 (F) B-5 (F)	IC5953 IC5954	A-1 (F) A-4 (F)	Adjustments			
Q5203 Q5204 Q5401 Q5402 Q5403 Q5404 Q5601 Q5602	D-2 ① E-2 ② C-1 ② C-1 ② C-1 ② C-1 ② D-1 ③ B-2 ③ B-2 ①	IC5403	B-5 (F) B-1 (F) B-1 (F) B-2 (F) C-1 (F) C-1 (F) C-1 (F)	1C5954 1C5955 1C5956 1C5957 1C5958 1C5959	E-2 A-2 E-3 A-3 A-3	VR201 VR202 VR203 VR204 VR206 VR207 VR208 VR209	D-1 © E-1 © D-1 © E-1 © D-3 © E-1 © E-1 ©		


ADDRESS INFORMATION
© ... COMPONENT SIDE
© ... FOIL SIDE





3-12


#### **H3 EQ P.C. BOARD (VEP85048A)**












					H4 R	FAMP					
Transistors			Q5704	A-2	(Ē)	IC5016	D-2	©	TG5007	C-4	
Q5001	E-3	(Ē)	Q5705	A-2	©	IC5017	D-2	©	TG5008	B-2	
Q5001	E-3	©	Q5706	B-3	Ð	IC5018	C-1	©	TG5009	A-3	
Q5005	E-2	© ©	Q5707	A-3	Ð	IC5019	A-1	©	Adjustments		
Q5006	D-2	(Ē	Q5708	B-2	©	IC5020	D-3		Adjustinents	,	
Q5007	D-2	(E)	Q5709	B-2	©	IC5021	D-3		VC5600	C-2	©
Q5008	E-3	©	Q5710	B-2	©	1C5022	E-3		VC5601	C-2	©
Q5600	B-2	©	Q5711	B-3	©	IC5051	B-3	©	VC5700	B-2	
Q5601	B-2	©	Q5712	B-3	©	IC5052	B-4	©	VC5701	B-2	©
Q5602	B-2	©	Q5713	A-2	©	IC5053	B-4	©	VR5001	D-1	
Q5603	B-2	©	Q5714	A-3	©	IC5054	A-3	©	VR5002	D-1	
Q5604	B-2	©	Q5715	A-3	©	IC5055	A-4	©	VR5003	D-1	
Q5605	C-2	© ©	Q5716	A-3	©	Test Points			VR5004	D-1	
Q5606	C-3	Ð	Q5717	A-3	©				∠ VR5005	A-1	
Q5607	C-3	©	Q5718	A-3	©	TP1	C-1		VR5006	A-1	
Q5608	C-2	0	Q5719	B-3	©	TP2	D-1		VR5007	B-1	
Q5609	C-2	©	Q5720	B-3	©	TP3	C-3		VR5008	B-1	
Q5610	C-2	©	Integrated Cir	cuite		TP7	D-1		VR5009	C-1	
Q5611	C-3	©				TP8	D-1		VR5010	B-1	
Q5612	C-3	0	IC5001	B-1	©	TP9	E-3		VR5011	C-1	
Q5612 Q5613	B-2	0	IC5002	D-2	©	TP10	E-3		VR5012	C-1	
Q5613 Q5614	B-3	© ©	IC5003	D-2	©	TP11	D-1		VR5013	E-1	
			IC5004	E-1	©	TP12	E-1		VR5014	E-1	
Q5615	B-3	©	IC5005	C-2	©	TP15	B-1		Switch		
Q5616	B-3	©	IC5006	E-2	©	TP16	B-1		SWILCH		
Q5617	C-3	©	IC5007	E-2	©	TP17	C-3		SW5008	C-2	
Q5618	B-3	©	IC5008	D-1	©	TP18	B-4		Connectors	L	
Q5619	B-3	©	IC5009	D-1	©	TP19	B-3				
Q5620	B-4	©	IC5010	D-4		TP20	A-4		P5001	C-4	
Q5621	C-3	©	IC5011	D-4		TG5001	C-1		P5002	B-1	
Q5700	A-2	©	IC5012	A-1	®	TG5002	A-1		P5003	A-1	
Q5701	A-2	(Ē)	IC5013	E-1	©	TG5003	E-3		P5004	A-4	
Q5702	A-2	(Ē)	IC5014	D-2	©	TG5005	B-1		P5005	B-4	
Q5703	A-2	(C)	IC5015	D-1	(C)	TG5006	C-1		!	1	

ADDRESS INFORMATION

© ... COMPONENT SIDE


① ... FOIL SIDE




3-13


(COMPONENT SIDE)


#### **UP FRONT 1 P.C. BOARD (VEP80851A)**







#### **HEAD BUFFER P.C. BOARD (VEP85151A)**








#### (VEP80851A)







UP FRONT 1 Transistors Q1	C-1 ①	
	C-1 ®	
01	C-1 (0)	
Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q12 Q13	D-1 © E-1 © C-2 © D-2 © D-1 © E-1 © D-2 © E-2 © E-2 © D-1 © E-2 © D-2 ©	
Integrated Cir	rcuits	
IC1 IC2 IC3 IC4	A-1 ① A-1 ① B-1 ① B-1 ①	
Switches		
SW1 SW2	B-1 B-1	
Connectors		
P1 P2	A-1 E-2	

ADDRESS INFORMATION
© ... COMPONENT SIDE
① ... FOIL SIDE

#### RP (VEP85151A)







HEAD BUFFER				
Transistors			Integrated Circ	cuits
Q5200	D-1	©	IC5003	D-1 🗊
Q5201	E-1	(Ē)	IC5008	C-1 🕦
Q5300	B-1	©	IC5009	C-1 🕑
Q5301	B-1	©	IC5010	D-2 🕞
Q5302	B-1	©	IC5011	E-2 🕑
Q5303	B-1	©	IC5014	C-1 ©
Q5350	B-1	©	IC5023	D-1
Q5351	B-1	©	IC5024	D-2
Q5352	B-1	©	IC5025	B-1 🕑
Q5353	B-1	©	IC5026	B-1 🕞
Q5400	C-2	(Ē)	IC5027	C-1 🕑
Q5401	B-2	(Ē)	IC5028	C-1 (Ē)
Q5402	B-2	(Ē)	IC5030	B-1 €
Q5403	B-2	Ð	IC5031	B-2 🕑
Q5404	B-2	(Ē)	IC5032	B-2 🕞
Q5405	B-2	©	IC5033	B-2 €
Q5406	B-2	©	IC5034	C-2 (F)
Q5407	C-1	©	IC5035	D-1 🕑
Q5408	C-2	©	IC5040	B-2 🕑
Q5409	C-2	©	IC5041	B-2 🕑
Q5410	C-2	(Ē)	IC5042	B-2 🕑
Q5411	C-2	(Ē)	IC5043	B-3 🕞
Q5412	C-1	(Ē)	IC5045	D-1 🕞
Q5413	C-1	©	IC5050	A-2 🕞
Q5500	C-2	(Ē)	IC5060	B-2 🕑
Q5501	B-2	(Ē)	Test Points	
Q5502	B-2	© .		
Q5503	B-3	©	TP1	C-1
Q5504	B-2	©	TP2	C-2
Q5505	B-2	©	TP3	B-1
Q5506	B-3	©	TP4	B-1
Q5507	C-2	©	TG5001	A-1
Q5508	C-2	©	TG5002	C-1
Q5509	C-2	©	Connectors	
Q5510	C-2	©		
Q5511	C-2	©	P5001	E-2
Q5512	C-2	(Ē)	P5002	A-1 ©
Q5513	C-3	(Ē)	P5003	A-1 ©
Q5600	A-3	©		
Q5601	A-2	©		
Q5700	A-3	©		
Q5701	A-2	©		


ADDRESS INFORMATION
© ... COMPONENT SIDE
① ... FOIL SIDE

#### FRONT CPU SUB P.C. BOARD (VEP86148A)



#### V/S JACK P.C. BOARD (VEP83224A)






	VIS JACK		
	Transistors		
	Transistors  Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q12 Q13 Q14 Q15 Q16 Q17 Q18 Q19 Q20 Q21 Q22 Q23 Q24 Q25 Q23 Q24 Q25 Q26 Q27 Q28 Q201 Q202 Q203 Q204 Q205 Q201 Q202 Q203 Q204 Q205 Q206 Q207 Q208 Q209 Q210 Q209 Q211	E-1 E-1 D-1 D-1 D-1 E-2 D-2 D-2 B-1 B-1 A-1 B-1 A-1 B-1 B-1 A-1 B-2 B-2 B-2 B-2 B-2 B-2 B-2 C-3 C-3 C-3 C-3 C-3 C-3 C-3 C-3 C-3 C-3	⊕ © © © © © © © © © © © © © © © © © © ©
	Q212	C-2	©
	Integrated Cir		
	IC1 IC2 IC3 IC4 IC5 IC6 IC201 IC202 IC203 IC205 IC206 IC207 IC208 IC209 IC210 Switches	C-1 C-1 C-1 C-2 C-2 D-4 E-3 D-3 E-3 E-3 A-3 B-3 D-2	© © © © © © © © © © © © © © © © © © ©
	SW1 SW2	E-2 C-2	
-	Connector	U-2	
H	P1	A-3	
L		L	


V/S JACK


ADDRESS INFORMATION
© ... COMPONENT SIDE
⑤ ... FOIL SIDE

POWER 1		
Transistors		
Q2	B-6, B-1	
Q3	B-7, B-1	
Q4	A-7, A-1	
Q5	A-7, A-1	
Integrated Circuits		
IC1	B-7, B-1	
IC2	B-7, B-1	
IC3	B-6, B-1	
Connectors		
P1	A-6, A-2	
P3	A-5, A-3	
P4	C-5, C-2	
P5	C-6, C-1	

ADDRESS INFORMATION









Q12 C-6 Q13 B-5 Q14 C-6 Q15 C-7 Q16 B-5 Q18 B-5 Q19 B-7	7, C-2 5, C-3 5, B-3 8, B-1 7, B-1 6, B-3 7, B-3
O12 C-6 O13 B-5 O14 C-5 O15 C-7 O16 B-5 O18 B-5 O19 B-7	6, C-3 6, B-3 8, B-1 7, B-1 6, B-3 6, B-3
Q13     B-5       Q14     C-6       Q15     C-7       Q16     B-5       Q18     B-5       Q19     B-7	i, B-3 3, B-1 7, B-1 i, B-3 i, B-3
Q14 C-E Q15 C-7 Q16 B-5 Q18 B-5 Q19 B-7	3, B-1 7, B-1 5, B-3 5, B-3
Q15 C-7 Q16 B-5 Q18 B-5 Q19 B-7	, B-1 , B-3 , B-3
Q16 B-5 Q18 B-5 Q19 B-7	, B-3 , B-3
Q18 B-5 Q19 B-7	, в-з
Q19 B-7	
	, B-1
Integrated Circuits	
IC11 B-8	, B-1
IC12 B-8	, B-1
Adjustments	
VR1 C-8	, C-1
VR2 C-7	, C-1
Connectors	
P11 A-7,	A-2
P12 A-7,	A-2
P13 A-6,	A-2
P14 A-5,	A-4


ADDRESS INFORMATION

POWER 2 P. C. BOARD



(FOIL SIDE)







MECH I/F		
Transistors		
Q1 Q100	E-2 D-1	© ©
Transistor-Res	sistor	
QR100	D-1	©
Integrated Cir	cuits	
IC1 IC2 IC3 IC4 IC5 IC6 IC10	A-2 B-2 A-2 E-2 E-2 D-1 D-2	00000000
Test Points	<u> </u>	
TP1 TP3 TG1	D-4 A-1 E-4	
Adjustment		
VR1 VR2	C-4 C-4	
Connectors		
P1 P2 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21	D-2 C-3 E-1 C-4 E-2 E-2 E-3 B-4 A-3 A-3 A-1	000000000
P22 P23 P24 P25 P26 P30 P32 P33 P34	A-1 B-2 A-2 C-3 C-3 B-2 E-1 C-2 D-4 B-4	00
P36 P41 P48	B-1 A-3 D-1	0 0 0

ADDRESS INFORMATION

© ... COMPONENT SIDE


① ... FOIL SIDE






3-19

#### P.C. BOARD LOCATION





FRONT SW				
Transistors	rno	IC5	J-2 🗊	
Halisistors	r :	106	J-2 (F)	
Q45	J-3	1C7	J-2 (f)	
Q46	1-3	107	E-3 ①	
Q47	1-3	100	F-3 ®	
Transistor-Res	istors	IC11	B-2 ①	
QR1	J-3 🗊	Switches	I	
QR2	J-3 🕞	SW1	T	
QR3	I-3 🕞		K-3	
QR4	J-2 🕞	SW2 SW3	I-3 I-3	
QR5	J-3 🕑			
QR6	I-3 🕞	SW4	K-2	
QR7	K-1 🕞	SW5	J-2	
QR8	I-2 ①	SW6	1-2	
QR9	M-1 (f)	SW7	K-1	
QR10	M-1 🗓	SW8	1-2	
QR11	L-1 🕝	SW9	K-2	
QR12	K-2 🕞	SW10	J-2	
QR13	J-2 <b>(</b> €)	SW11	F-3	
QR14	F-3 (Ē)	SW12	E-3	
QR15	E-3 (F)	SW13	F-3	
QR16	F-3 (Ē)	SW14	Н-3	
QR17	M-1 ①	SW15	H-3	
QR18	L-1 <b>(F</b> )	SW16	G-3	
QR19	L-1 (f)	SW18	E-2	
QR20	J-2 🕞	SW20	F-2	
QR21	I-2 🕦	SW21	G-2	
QR22	J-1 (f)	SW22	G-2	
QR23	I-1 (F)	SW23	H-2	
QR24	H-3 🕑	SW24	H-2	
QR26	G-3 ①	SW25	G-3	
QR27	E-2 (F)	SW26	H-3	
QR28	E-2 (F)	SW27	H-1	
QR29	E-2 (f)	SW28	J-1	
QR30	F-2 ①	SW29	J-1	
QR31	F-2 ①	SW30	I- <b>1</b>	
QR32	E-3 ①	SW31	1-1	
QR33	F-2 ①	SW32	H-1	
QR34	F-2 ①	SW34	H-2	
QR35	F-3 ①	SW36	G-2	
QR36	G-2 €	SW37	G-2	
QR37	G-2 ①	SW38	G-2	
QR38	G-2 ①	SW39	A-1	
QR39	H-3 ①	SW40	A-1	
Integrated Circ	ults	SW41 Connectors	A-2	
IC1	D-2 ©	P1	C-1	
IC2	D-2 (Ē)	1 ''		
IC3	D-2 🕞	P2	B-1	
1C4	D-1 (F)	1		

ADDR	ESS INFORMATION	
ര	COMPONENT SIDE	

①...FOIL SIDE


FRONT CPU	
Integrated Cir	rcuits
IC1 IC2 IC3 IC4 IC5 IC6 IC13 IC14 IC15 IC16 IC17 IC18 IC20 IC21 IC23 IC24 IC25 IC28 IC28 IC29 IC28 IC29 IC30 IC31 IC31 IC32 IC33 IC34 IC35 IC36 IC37 IC38 IC39 IC37 IC38 IC39 IC37 IC38 IC39 IC37 IC38 IC39 IC40 IC41 IC42 IC43 Test Points	E-2 C-2 D-1 E-3 G-0 E-3 G-1 G-1 G-1 G-1 G-1 G-1 G-1 G-1 G-1 G-1
TP1	E-1 ©
TP2 TG1	E-1 © D-2 ©
Switch	
SW1	C-1
Connectors	
P1 P2 P3 P4 P5 P6 P7 P8	I-1 J-1 I-2 J-2 K-1 G-1 C-2 A-3


ADDRESS INFORMATION

© ... COMPONENT SIDE


© ... FOIL SIDE


#### FRONT CPU P.C. BOARD (VEP86147A)







#### FRONT SW P.C. BOARD (VEP80853A)











#### **MOTHER P.C. BOARD (VEP80850A)**





## SECTION 4

# IC INFORMATION

#### ICs INFORMATION

#### **CONTENTS**

PART NO.	REF. NO.	REF. PAGE	PART NO.	REF. NO.	REF. PAGE
74AC00SJ	7400	5	AN3740FAP	AN3740FAP	14
74AC04SJ	7404	5	AN3834K	AN3834S	15
74AC08SJ	7408	5	AN3841SR		
74AC11SJ	7411	5	AN3890FBS	AN3890FBS	16
74AC138SJ	74138	6	AN77L05M		
74AC139SJ	74139	6	AN7805F	AN7805	16
74AC32SJ	7432	9	AN78M05F	AN78M00	16
74AC374SJ	74374	9	AN78N05	AN78N00	17
74AC574SJ	74574	10	AN78N09	AN78N00	17
74AC74SJ	7474	10	AN78N10	AN78N00	17
74AC86SJ	7486	10	AN7905F	AN7905F	15
74ALS245ASJ	74245	8	AN79M05F	AN79M00	18
74ALS541SJ	74541	10	AN79N05	AN79N00	17
74F00SJ	7400	5	AN79N09	AN79N00	17
74F04SJ	7404	5	AN79N10	AN79N00	17
74F08SJ	7408	5	AN8008M		
74F112SJ	74112	5	AN90B60S	AN90B60S	15
74F11SJ	7411	5	AN91A12S	AN91A12S	18
74F138SJ	74138	6	AQV212SX	AQV212SX	18
74F151ASJ	74151	7	BA6138F	BA6138F	18
74F157ASJ	74157	7	BA6219BFPY	BA6219BFPY	18
74F244SJ	74244	8	CG21503-131		
74F245SJ	74245	8	CG25123-5106		
74F32SJ	7432	9	CG31633-2109	0004700 0450	40
74F541SJ	74541	10	CG31793-2153	CG31793-2153 CXA1102M	19 20
74F573SJ	74573	10	CXA1102M CXD1175AM	CXATTUZM CXD1175AM	20 22
74F574SJ	74574	10	CXD1175AW	CXD1175AM	20
74F821SC	AD1893JST	11	CXD2024AQ	CADITIOQ	20
AD1893JST	AD1893331	11	CXD2302Q	CXD2302Q	21
AD589JR AD633JR	AD633JR	11	CY7C199-20ZC	OND2002Q	۲,
AD7896AR	AD7896AR	11	D75P316BGC		
AD790JR	AD790	11	DAC10GS	DAC10GX	22
AD7943BR	AD7943BR	12	DS1230Y100	DS1230Y100	22
AD7945BR	AD7945BR	12	DS9637ACN	DS9637A	22
AD8011AR	AD8011AR	11	EL2082CS		
AD8047AR	AD8047AR	11	EL2090CM		
AD817AR	AD817AR	11	EL4583CS	EL4583CS	23
AD818AR	AD818AR	11	FA5311P	FA5311P	24
AD826AR	AD826AR	11	GS9000-CPJ	GS9000	25
AD828AR	AD828AR	11	GS9002CPM	GS9002	26
AD848JR	AD848JR	11	GS9005A-CPJ		
AD9300KP	AD9300	11	GS9007-CKA		
ADG408BR	ADG408BR	12	GS9010-CKC	GS9010	24 ~
ADV7122KST50	ADV7122	12	HA11423MP		
AK4320VM	AK4320VM	13	HD151015TEL		
AK4503VF	AK4503VF	13	HD64180ZRP8	HD64180	27
AK5340VS	AK5340	14	IDT71321A55T	IDT71321A55T	28
AN3171S			K6256CLG7L	K6256CLG7L	27
AN3730FA	AN3730FA	13	L7A0378		


PART NO.	REF. NO.	REF. PAGE	PART NO.	REF. NO.	REF. PAGE
L7A0541	L7A0541	29	MC74HC125AF	74125	6
L7A0651	L7A0651	29	MC74HC126AF	74126	6
L7A1042	2.7.0001		MC74HC132AF	74132	6
L7A1142	L7A1142	30	MC74HC138AF	74138	6
L7A1433	E//// 142	00	MC74HC151F	74151	7
L7A1434			MC74HC153F	74153	7
LM2577MX-ADJ			MC74HC157AF	74157	7
LZ9FA12			MC74HC161AF	74161	7
M27C100115F1			MC74HC164F	74164	7
M27C101FP15			MC74HC175F	74175	8
M37702S4AFP			MC74HC244AF	74244	8
M37709E4LGP	M37709E4LGP	30	MC74HC245AF	74245	8
M51272FP	M51272P	32	MC74HC257F	74257	9
M52055FP	M52055P	32	MC74HC273AF	74273	9
M52660FP	111020001	OZ.	MC74HC27F	7427	9
M54649L	M54649L	32	MC74HC32AF	7432	9
M65401FP	M65401FP	32	MC74HC367F	74367	9
M66311FP	M66311FP	33	MC74HC4050F	4050	2
MB621926	MB621926	33	MC74HC4051F	4051	3
MB81C78A35PF	MB81C78A35PF	35	MC74HC4052F	4052	3
MB81V4260S7	MB81V4260S7	33	MC74HC4053F	4053	3
MB86023PF	111111111111111111111111111111111111111	00	MC74HC4066F	4066	4
MB88344PFV			MC74HC4000F	4075	2
MB88351PF-EF			MC74HC4538A	4538	4
MB89363BHPF	MB89363	34	MC74HC4538AF	4538	4
MB89363BPF	MB89363	34	MC74HC541AF	74541	10
MC10131L	MC10131	35	MC74HC574AF	74574	10
MC101012L	MC10H102	35	MC74HC74AF	7474	10
MC10H116L	MC10H116	35	MC74HC86F	7486	10
MC10H124M	MC10H124	35	MC74HCT244AF	74244	8
MC10H125M	MC10H125	36	MC74HCU04F	74244	5
MC14013BF	4013	1	MK1210	7404	3
MC14015BF	4015	1	MM74HC221AM	74221	8
MC14010BF	4021	1	MN12821R	17221	0
MC14024BF	4024	2	MN1382-H		
MC14049UBF	4049	2	MN13821-R		
MC14050BF	4050	2	MN13821-S		
MC14052BF	4052	3	MN18885		
MC14053BDTEL	4053	3	MN4706F	MN4706F	39
MC14053BF	4053	3	MN4707F	1411411001	00
MC14094BF	4094	4	MN51040VPI	MN51040	40
MC141625AFU		•	MN53003XCU	WING 10-10	40
MC14516BF	4516	4	MN53015VZW	MN53015VZW	40
MC14538BF	4538	4	MN53020XXF	1111000101211	40
MC1488M	1488	1	MN53030VPR	MN53030VYA	41
MC1489AM	1489	1	MN657021F	1111000000 TA	71
MC1495M	MC1495L	36	MN6577H	MN6577H	42
MC34051M	MC34051	36	MN67371F	14114007711	72
MC4044M	MC4044	36	MN67372A		
MC68332ACFC2	MC68332A	37	MN67P55646M		
MC74HC00AF	7400	5	MN74HC221S	74221	8
MC74HC02AF	7402	5	MNS4400CJ7	MNS4400CJ7	42
MC74HC04AF	7404	5	MST003MS-TE4	MST003MS	42
MC74HC08AF	7408	5	NE521D	NE521	43
MC74HC11F	7411	5	NJM062M	NJM062M	43
· · · · · · · · · · · · · · · · · · ·		-	1	. TO ITTO MITT	70


PART NO.	REF. NO.	REF. PAGE	PART NO.	REF. NO.	REF. PAGE
NJM062M-D	NJM062M	43	T74HCT541AF	74541	10
NJM064M	NJM064	43	T74LCX244F	74244	8
NJM082BM	NJM082BM	44	T74VHC00F	7400	5
	NJM084M	44	T74VHC08F	7408	5
NJM084M	NJM1496M	44	T74VHC157F	74157	7
NJM1496M	NJM2043MD	44	T74VHC244F	74244	8
NJM2043MD	NJM2068MD	45	T74VHC245F	74245	8
NJM2068MD	NJM2073M	45	T74VHC574F	74574	10
NJM2073M	NJM2100MD	45 45	T74VHC74F	7474	10
NJM2100MD	NJM2535M	46	T74VHCT244F	74244	8
NJM2535M	NJM2901	46	T74VHCU04F	7404	5
NJM2901M	NJM2903M	46	TA75W01FU	7404	_
NJM2903M		46	TA75W393FU		
NJM2904M	NJM2904M NJM319M	46	TB6519F		
NJM319M	· ·	46 46	TC4S30F	TC4S30F	56
NJM386M	NJM386	40	TC4S584F	TC4S584F	56
NJM431U	NUMASSOND	47	TC4S66F	TC4S66F	56
NJM4556MB	NJM4556MB		TC4S69F	TC4S69F	56
NJM4558M	NJM4558	47 47	TC4S09F	TC7S32F	57
NJM4558M-D	NJM4558	47	TC4W53F	TC4W53FU	56
NJM4560MD	NJM4560	47	TC4W53FU	TC4W53FU	56
NJM4580ED	NJM4580ED	47	TC4W66F	TC4W66F	56
NJM78L05UA	AN78L00	17	TC74ACT541F	74541	10
NJM78L09UA	AN78L00	17	TC7\$00FU	TC7S00F	56
NJM79L05UA	AN79L00	17		TC7S04F	56
NJM79L09UA	AN79L00	17	TC7S04F	TC7S04F	56
NJU7112AM	0.0.47700	47	TC7S04FU	TC7S04F	57
OP177GS	OP177GS	47	TC7S08FU	TC7S14F	57 57
PC74HC75T	7475	10	TC7S14F	TC7S14F	57
S80725ANDN	S80700AN	48	TC7S32F	TC7S32F	57
S80727ANDQ	S80700AN	48	TC7S32FU	TC7S32F	57 57
S81350HG			TC7S32FU	TC7S66F	57
S8420BF	0.00740051/511	40	TC7S66F TC7S66FUTL	TC7S66F	57
SC371025VFU	SC371025VFU	48		TC7S86F	57 57
SLA7220F5A	01.10000540	40	TC7S86FUTL	TC7S00F	57 57
SLA909SF1G	SLA909SF1G	49	TC7SH00FU	TC7S04F	57
SMP08FS	SMP08FS	49	TC7SH04FU		57 57
SN74AS244NS	74244	8	TC7SH08FU	TC7S08F	57 57
SN74AS74NS	7474	10	TC7SH32F TC7SH86FUTL	TC7S32F TC7S86F	57
SN74LS04NS	7404	5	TC7SH00FUTL		57 57
SN74LS05NS	7405	5	1	TC7S04F	57 57
SN74LS123NS	74123	6	TC7W00F	TC7W00F TC7W00F	57 57
SN74LS221NS	74221	8	TC7W00FUTL		57 57
SN74LS38NS	7438	9	TC7W02FU	TC7W02F TC7W04F	57 57
SN74S1051NS	SN74S1051NS	50	TC7W04F		57 57
SN74S1053NS	0117545000	50	1	TC7W04F TC7W08F	57 57
SN75158P	SN75158PS	50	TC7W08F	TC7W08F	57
STK12C68S45T			TC7W08FUTL	TC7W08F	57 57
T160G11-1233	T400040 4000	EO		TC7W125F0	57 -
T160G16-1220	T160G16-1220	50	TC7W14FU	TC7W14F TC7W32F	57 57
T160G22-1225	T160G22-1225	53 54	TC7W32F	TC7W32F	57 57
T160G41-1437	T160G41-1437	54	TC7W32FU TC7W74F	TC7W32F TC7W74F	58
T163G26-1018			TC7W74FU	TC7W74F	58
T163G26-1022	T74LL0404 A	55	TC7W74F0	TC7W74F	57
T74HC191AF	T74HC191A	55 56	TC/W004F	10799045	31
T74HCT374AF	T74HCT374A	90	104100453		

PART NO.	REF. NO.	REF. PAGE
TCVHC08FSEL TCVHC125FSEL TCVHC74FS		
TE7751	TE7751	59
TL084CNS	TL084	58
TL1451CDB	TL1451CNS	58
TL1451CNS	TL1451CNS	58
TL7705CPSB	TL7705	58
TLC549IPS	TLC548C/549C	58
TMP82C79F2	TMP82C79F2	61
TMPZ84C43AF6	TMPZ84C43AF6	60
TMS320C25PHL	== ,	
UPC1093J		
UPC1663G	UPC1663	61
UPC1862GS	UPC1862GS	62
UPC2384-GA	0.0100200	<u> </u>
UPC317H		
UPC319G2	UPC319	61
UPC339G2	UPC339	63
UPC393G2	0. 0000	00
UPC4082G2	UPC4082	63
UPC4556G2	UPC4556	63
UPC4558G2	UPC4558	64
UPC4741G2	UPC4741	64
UPC5022GA089	0104741	<b>0</b> -i
UPC5022GA121		
UPC5102GS030		
UPD16310GF	UPD16310GF	64
UPD16510GR	01 01001001	0-1
UPD42101G-3	UPD42101G	63
UPD42102G-3	UPD42102G	63
UPD42280G3	UPD42280	65
UPD6456T611Y	UPD6456	66
UPD6486GF3BA	UPD6486GF	67
UPD65013BC16		
UPD65650J203		
UPD65845G039	UPD65845G039	68
UPD65868D022	UPD65868D022	69
UPD71055GB	UPD71055G	71
UPD75316BE58		
UPD75328G742		
UPD75P328		
VSI1997		
VS12000		
VY06632		
VY06633		
XC62AP2302P	X62APXX02M	72
XC62AP3002ML	X62APXX02M	72
XC62AP3002P	X62APXX02M	72
XC62AP3002PL	X62APXX02M	72
XC62AP3202P		
XC62AP5002ML	X62APXX02M	72
XC62AP5002P	X62APXX02M	72
XC62DN3002ML	X62DNXX02M	72
XC62DN5002P	X62DNXX02M	72


PART NO.	REF. NO.	REF. PAGE
XC62DP5002P Y7C19935VC	X62DNXX02M	72 70
Z84C4310FEC	Y7C19935VC	72

NOTE: The following ICs which are not described on the REF. PAGE, are not contained the IC Block drawing in this issue.





4013 (DUAL D-TYPE FLIP-FLOP)




TRUTH TARLE

RUTH TABI	INPL	TC		OUT	PUTS	
				0011		Į.
CLOCK t	DATA	RESET	SET	Q	Q	İ
	0	0	0	0	1	
	1	0	0	1	0	
_	×	0	0	9	Q	NO CHANGE
×	×	1	0	0	1	
×	×	0	1	1	0	
×	×	1	1	1	1	

X-DON'T CARE t-LEVEL CHANGE

4015 (DUAL 4-STAGE SHIFT REGISTER)





	TRUTH	TABL	E			
CL.	D	R	Q1	QN		
	0	0	o	QN-1		
	1	0	1	QN-1		
~	×	0	Q1	QN (NO CHANGE)		
×	×	1	0	0		
▲ LEYEL CHANGE						

▲ LEVEL CHANGE

× DON'T CARE CASE

#### 4021 (8-STAGE STATIC SHIFT REGISTER)







TRUTH TABLE							
CL ▲	SERIAL INPUT	PARALLEL/ SERIAL CONTROL	PL-1	PL-N	Q1 (INTERNAL)	QN	
×	×	1	0	0	0	0	
×	×	1	0	1	0	1	
×	×	1	1	0	1	0	].
×	×	1	1	1	1	1	
<b>/</b>	0	0	×	×	0	QN-1	
	1	0	×	×	1	QN-1	
	×	0	×	×	Q1	٩N	NC

▲-LEYEL CHANGE X-DON'T CARE CASE


4024 (7-STAGE BINARY RIPPLE COUNTER) (TOP VIEW)




4049 (HEX.INVERTING BUFFER/CONVERTER)





4050 (HEX.BUFFER/CONVERTER)




4075 (TRIPLE 3-INPUT OR GATE)












TRUTH TABLE

CONTROL SWITCH
H ON
L OFF


4516 (4-BIT UP/DOWN BINARY COUNTER)



TRUTH TABLE


CARRY IN	UP/DOVN	PRESET ENABLE	RESET	ACTION
Н	×	L	L	NO COUNT
L	Н	L	L	COUNT UP
L	L	L	L	COUNT DOWN
×	×	Н	L	PRESET
×	×	×	Н	RESET

4094 (8-STAGE SHIFT/STORE BUS REGISTER) (TOP VIEW)




TRUTH TABLE

CL▲	OUTPUT	STROBE	DATA PAI		LLEL	SER OUT	IAL PUTS
	ENABLE	OTRODE	UNIA	Q1	QN	QS	G.2
_	0	×	×	ос	ос	<b>Q7</b>	NC
~	0	×	×	oc	ОС	NC	<b>Q</b> 7
	1	0	×	NC	NC	<b>Q</b> 7	NC
_	1	1	0	0	QN-1	<b>Q</b> 7	NC
	1	1	1	1	QN-1	<b>Q</b> 7	NC
	1	1	1	NC	NC	NC	<b>Q</b> 7
A-LEVEL CHANGE Y-DON'T CARE CARE							




4538
(DUAL PRECISION
(MONOSTABLE MULTIVIBRATOR)
(TOP VIEW)



TRUTH TABLE

INPUT			OUTPUT		
A	8	CD	Q	Q	
1	Н	Н	77	J	
1	L	Н	Q	ā	
H	1	Н	Q	ğ	
٦	1	Н	አ	Ç	
×	×	L	L	Н	






TRUTH	TRUTH TABLE (74HC)					
INP	UTS	OUTPUTS				
Α	В	Y				
L	L	н				
L	Н	н				
н	L	н і				
Н	Н	L				


7402 (QUAD 2-INPUT NOR GATE)

(TOP VIEW)




ī	TRUTH TABLE						
INP	INPUTS OUTPUTS						
Α	8	Y					
L	L	Н					
L	Н	L					
Н	L	L					
н	Н	L					

7404 (HEX.INVERTER)




(TOP VIEW)

7405 (HEX O. C. INVERTER)




7408 (QUAD 2-INPUT AND GATE) (TOP VIEW)




	TRUTH TABLE							
1	INPUTS OUTPUTS							
-	Α	Ð	Y					
1	L	ŗ	L					
	L	н	L					
	н	L	L					
	H	Н	Н					

7411 (TRIPLE 3-INPUT AND GATE)




74112 (DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR) (TOP VIEW)



IKUII	I IAB	LE C	/4HC1	12)				
	1	OUT	PUTS					
PR	CLR	CLK	J	L	Q	Q		
L	Н	×	×	×	Н	L		
н	L	×	×	×	L	Н		
L	L	×	×	×	r.	r.		
Н	н	•	L	L	20	ũ٥		
Н	Н	₩	Н	L	Н	L		
Н	Н	4	L	Н	L	Н		
Н	Н	₩	н	Н	TOG	GLE		
Н	Н	Н	×	×	QO	Φo		
₩ ;U	:UNSTABLE							

CLK:CLOCK PR:PRESET R:RESET






TRUTH TABLE

	INPUTS	OUTF	PUTS	
CLEAR	A	В	Q	Q
Ļ	×	×	L	Н
×	н	×	L	н
×	×	L	L	H
l H	L	<b>↑</b>	л.	ъ
H	<b>4</b>	H	J.	v
1 1	L	н	J.	J.

74132 (QUAD 2-INPUT NAND SCHMITT TRIGGER) (TOP VIEW)



	TRUTH TABLE						
1	INP	UTS	OUTPUTS				
	Α	В	Y				
	0	0	1				
	1	0	1				
	0	1	1 1				
- 1	1	1	0				

74125

(3 STATE QUAD BUFFER)






		TABLE
INPU	TS	OUTPUT
. A	C	Y
Н	L	Н
L	L	L
x	н	z
<u> </u>		

74126 (QUAD 3 STATE BUS BUFFERS)



TRUTH TABLE						
INP	UTS	OUTPUTS				
A	С	Y				
н	н	н				
L	н	L				
X	L	z				

74138 (3-T0-8 LINE DECODER) (TOP VIEW)




TRUTH TABLE (74HC138)

	INF	ขาย	3					OUT	DITE	,		
ENA	BLE	SE	LE	CT				0011	-010			
G1	Ğ2*	C	В	Α	ΥO	Y1	Y2	Y3	Y4	Y5	Y6	Y7
×	Ŧ	×	×	×	H	Н	Н	H.	Н	Н	H	Н
L	×	×	×	×	Н	Н	H	Н	н	Н	Н	Н
н	L	L	L	L	L	н	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	н	L	H	H	Н	Н	Н	н
н	L	L	Н	L	Н	Н	L	Н	н	Н	Н	Н
Н	L.	L	Н	н	н	Н	Н	L	н	Н	н	н
н	L	н	L	L	Н	H	Н	Н	L	н	H	Н
н	Ł	H	L	н.	H	н	Н	Н	H	L	н	Н
Н	L	Н	Н	L	Н	н	н	Н	H	н	L	н
н	L	Н	Н	н	н	н	н	н	н	Н	н	L


• G2=G2A+G2B

74139 (DUAL 2-TO-4 LINE DECODER)




INF	UTS		Ī			
ENABLE	SEL	ECT	1	OUT	PUTS	
G	В	Α	YO	Y1	Y2	Y3
Н	×	×	Н	Н	Н	н
L	L	L	L	н	Н	н
L	L	Н	Н	Ļ	Н	Н
L	Н	L	н	Н	L	Н
L	i H	н -	н	н	н	t

74151 (8-CHANNEL DIGITAL MULTIPLEXER) (TOP VIEW)



1	RUT	1 TA	BLE			
ľ		11	OUTP	UTS		
I	SE	LEC	T	STROBE		
[	С	В	A	S	Y	¥
I	×	×	×	Н	L	Н
ļ	L	L	L	L	DO	DO
ı	L	L	Н	L	D1	D1
1	L	Н	L	L	D2	D2
1	L	Н	н	L	D3	$\overline{D3}$
	Н	L	L	L	D4	<b>D</b> 4
	H	L	н	L	05	D5
	Н	н	L	L L	D6	D6
į	н	Н	H	L	D7	07

74161 (4-BIT SYNCHRONOUS BINARY COUNTER) (TOP VIEW)




TRUTH TABLE (74HC160/74HC161)

	INPUT						
CLOCK	RESET	LOAD	ENABLE P	ENABLE T	Qn		
×	L	×	×	×	L		
1	н	L	×	×	LOAD		
1	н	Н	н	н	COUNT		
×	Н	н	L	×	NO COUNT		
×	н	н	×	L	NO COUNT		

H:HIGH L:LOW X:H or L n:A~D

(DUAL 4 TO 1 DATA SELECTORS)
(TOP VIEW)




TRUTH TABLE

	OUTPUT		
SEL	ECT	OUTPUT	γ
В	A	ENABLE	
×	×	Н	L
L	L	L	CO
L	Н	L	C1
Н	L	L	C2
Н	Н	L	C3
H:HIGH	L:LOY	X:H o	- L

FUNCTION TABLE (74161)

	IN	PUT			OUTPU	T			
CLEAR	LOAD	СК	ENA P	BLE T	QA QB QC QD	RIPPLE CARRY	FUNCTION		
Н	Н		Н	Н			COUNT		
Н	L	L	X	Х	DA DB DC DD		DATA SET		
4	Х	Х	x	Х	LLLL	T —	CLEAR		
Н	х	X	X	Н	нннн	<u>_</u>	<u> </u>		


74157.74158 (QUAD 2-INPUT MULTIPLEXER)



TRUTH TABLE (74HC157)

	INPUTS	OUTP	UT Y		
STROBE	SELECT	A	8	HC157	HC158
н	×	×	×	Ļ	Н
Ł	L	L	×	L	Н
L		н	×	н	L
Ĺ	н	×	L	L	н
Ĺ	н	×	н	Н	L


74163 (4-BIT SYNCHRONOUS BINARY COUNTER WITH SYNCHRONOUS CLEAR)



TRUTH TABLE

CLK	CLR	ENP	ENT	LOAD	FUNCTION
1	L	X	X	X	CLEAR
X	н	Н	L	Н	COUNT & RC DISABLED
l x	Н	L	Н	н	COUNT DISABLED
l x l	н	L	L	H	COUNT & RC DISABLED
↑	н	x	Ιx	L	LOAD
<del>}</del>	н	Н	н	Н	INCREMENT COUNTER


74164 (8-BIT SERIAL-IN/PARALLEL-OUT SHIFT REGISTER)



INPUT OUTPUT RESET CLOCK QA QB В × × X LL × NO CHANGE L QA QG Н X L L QA QG Н H H H QA QG Н

H:HIGH L:LOW X:H or L

74175 (QUAD D-TYPE FLIP-FLOP WITH CLEAR)




TRUTH TABLE (74HC175)

	INPUT	OUTPUT		
CLOCK	RESET	D	Q	Q
×	L	×	L	Н
	Н	Н	Н	L
1	Н	Ļ	L	Н
L	Я	×	NO C	HANGE

H:HIGH L:LOW X:H or L


74240 (INVERTING OCTAL 3-STATE BUFFER) (TOP VIEW)




TRUTH TABLE (74HC240)

į	1Ē	1 A	1Y	_2Ğ	2A	2Y
	L	L	Н	L	L	Н
	L	н	L	L	н	L
	Н	L	Z	Н	L	z
	н	н	Z	н	н	Z


74245 (OCTAL 3-STATE BUS TRANSCEIVERS)



74221
(DUAL NON-RETRIGGERABLE MONOSTABLE MULTIVIBRATOR)
(TOP VIEW)



(74HC221)




(74221)

TRUTH TABLE (74HC221)

	INPUTS	OUTPUTS		
CLEAR	A	В	Q	Q
L	×	×	L	Н
×	н	×	L	Н
×	×	L	L	H
н	L	1	ъ.	ı.
H	↓	н	J.	ъ
	Ļ	Н	7.	7

74244 (OCTAL 3-STATE BUFFER)



TRUTH TABLE (74HC244)


16 1A 1Y 26 2A 2Y

L L L L L L

L H H L H H

H L Z H L Z

74257
(QUAD 2-CHANNEL 3-STATE MULTIPLEXER)




FUNCTION TABLE (74257)

IN	PUTS	OUTPUT
SELECT	OUTPUT CONTROL	Y
X	7	Z
L	L	A
Н	L	8


TRUTH TABLE (74HC257)

	INPUTS			OUTPUT
OUTPUT CONTROL	SELECT	A	B	Y
Н	×	×	×	Z
L	L	L	×	L
L	L	Н	×	Н
Ĺ	H	×	L	L
L	H	×	Н	H


7427 (TRIPLE '3-INPUT NOR GATE)




74273 (OCTAL D-TYPE FLIP-FLOP WITH CLEAR)




7432 (QUAD 2-INPUT OR GATE)




74367 (HEX 3-STATE BUS BUFFERS)



74374 (3-STATE OCTAL D-TYPE FLIP-FLOP)




7438
(QUAD 2-INPUT O.C.NAND BUFFER)
(TOP VIEW)



TRUTH TABLE (74HC273)

3	OUTPUTS		
CLEAR	CLOCK	D	Q
L	×	×	L
Н	1	н	н
Н	1	L	L
H	L	×	QO





OE1.0E2: OUTPUT ENABLE

TRUTH TABLE


	INPUT	OUTPUT	
0Ē1	0Ē2	A	Y
Ļ	L	TL.	L
L	L	н	Н
H	×	×	Z
×	1 н 1	×	Z

X:H or L Z:HIGH IMPEDANCE

74574

(OCTAL D-TYPE FLIP-FLOP)

(TOP VIEW)



TRUTH TABLE (74HC574)


	INPUT				
OUTPUT ENABLE	CLOCK	DATA D	Q		
L		Н	н		
L		L	L		
L	1	×	NO CHANGE		
Н	×	×	Z		

X:H or L Z:HIGH IMPEDANCE

7486


(QUAD EXCLUSIVE OR GATE)

(TOP VIEW)



	TRUTH TABLE							
	INP	UTS	OUTPUTS					
	Α	8	Y					
- 1	L	Г	_					
	L	H	Н					
	Н	L	н					
	Н	Н	L					

74573 (OCTAL 3 STATE D-LATCHES)




INF	TUT			
OUTPUT CONTROL	LATCH ENABLE	FUNCTION		
L	L	LATCH (HOLD)		
L	Н	@=D		
H	X	H I GH-Z		

7474


(DUAL D-TYPE FLIP-FLOP)


(TOP VIEW)





TRUTH TABLE (74HC74)								
	INP	OUTPUTS						
PR	CLR	CLK	D	9	ō			
L	H	×	×	H	L			
H	L	×	×	L	Н			
L	L	×	×	H*	н*			
Н	н	<b>+</b>	н	Н	L			
Н	н	4	L	L	н			
H	Н	L	×	90	Φo			
•:UNSTABLE								


7475 (4-BIT LATCHES)
















•














AN78L00
(3-TERMINAL POSITIVE OUTPUT VOLTAGE REGULATOR)






AN78NOO (3-TERMINAL POSITIVE OUTPUT VOLTAGE REGULATOR)







AN79L00
(3-TERMINAL NEGATIVE OUTPUT VOLTAGE REGULATOR)







AN79NOO (3-TERMINAL NEGATIVE OUTPUT VOLTAGE REGULATOR)







### CG31793-2153 (GATE ARRAY)





### PIN ALIGNMENT

PIN NO.	1/0	PIN NAME	PIN NO,	1/0	PIN NAME	PIN NO.	1/0	PIN NAME	PiN NO.	1/0	PIN NAME
1	1/0	ADR1	53	1/0	BM OUT13	105	1	D IN7	157		SYSAD0
2	1/0	ADR2	54	1/0	BM OUT14	106	- 1	D INS	158		SYSAD1
8	_	VSS	55	1/0	BM OUT15	107		VSS	159		SYSAD2
4	1/0	ADR3	58		JOGMWE	108		D INS	160	1	SYSAD3
5	1/0	ADR4	57		VR 1N2	109		D IN10	161		SYSAD4
6	1/0	ADR5	58	1/0	VR OUT2	110		D IN11	162		SYSAD5
71	1/0	ADR6	59		EEXP CLK	111	1	D 1N12	163		BCK
8	1/0	ADR7	60	-	VSS	112	$\neg$	D IN13	164	_	VSS
9	1/0	ADR8	61		VOD	113		D IN14	165	-	VDD
10		VDD	62	1	EEXP REF	114	-	VDD	166		TEST5
11	1/0	ADR9	63	T	PRTY1	115		D IN15	167	1	TEST6
12	1/0	ADR10	64	T T	PRTY2	116		IA DATA	168	1/0	BLKSYNC
13	1/0	ADR11	65	1	LRCK2	117		ID DATA	169	1	TEST RST
14	1/0	ADR12	66	-	NL C.	118		SG DATA	170	$\neg$	HIZ
15		VSS	67	1/0	ARECFRP	119	-	VSS	171	0	TD0
16	1/0	ADR13	68	1/0	RFRP ERR	120	1/0	REC DATA	172		TDI
17		ADR14	69	1/0	REC LEAP	121	1/0	CUE MIXD	173	$\neg$	TMS
18		DATAO	70		RER GATE	122	<u> </u>	PBDATA	174		TRS
19	1/0	DATAI	71	1,10	PB LEAP2	123	<del></del>	CUEMDATA	175		TCK
20	1/0	DATA2	72	<del></del>	VSS	124	1/0	MONIDATA	176	-	VSS
21	1/0	DATAS	78		MCK	125		N. C.	177	1	FS256
22	1/0	DATA4	74		TEST4	126		RXLRCK1	178	<b>—</b>	CLK REF2
28	1/0	DATAS	75	<del>-                                    </del>	REC FRP	127	<del></del>	RXBCK1	179	-	CLK REF1
24	1/0	DATA6	78	1/0	T OUT1	128		RXLRCK2	180	1/0	FS64
25	1/0	DATA7	77	1/0	T 0072	129	<del></del>	RXBCK2	181		FS
26	<del>-'/-</del>	VSS	78	1/6	T OUTS	130	÷	VSS	182		FS128
27	<del>-</del> -	VDD	79		VDD	131	-	VOO	183	-	VDD
28		WE	80	1/0	T OUT4	132	1/0	RRST	184	_	N. G.
28		WRITE H	81	1/0	PBFRP	133	1/0	WRST!	185	_	CUEPP
80		M FAST	82	<del></del>	FEND	134		WRST2	186	<del></del>	SSD
31		N SLOW	83	<del></del>	APF18	135	1/6	WRST3	187	<del></del>	TTD
	1/6	BUFERROR	84	+	CLK18	136		F)F BATE	188	<del></del>	VCO24M
32			86	-	VSS	137	1/0	VR IN	189	<del></del>	VSS
33		JOSMCK	86	<del>-</del> -	PB LEAP!	138		VR OUT	190		VCOBM
34		FIELD	87		TEST3	139	1/0	PONRST	191		HALF L
35		VALID		-!-		140	<b>├</b> ┼		192	1/0	COMPEN
36		LEAP	88	1/0	FR NOM OUT	141	+	PALH LRCK	193		REF12K
37	1/0	BM OUTO	99	1/0		142	<u> </u>	IVSS	194	1/0	COMP12K
88		VSS			NOM IN		-		195	1/0	
39	1/0	BM OUT1	91	1/0	LR2	143		PB LRCK		-	N. C.
40	1/0	BMOUT2	92	1/0	DOUT	144	<del>-</del>	SYSCS	198		N. C.
41	1/0	BM OUTS	93		MUT	145	Н.	SYSRO	197	-	TEST1
42	1/0	BM OUT4	94		NDOWR	148	Щ_	SYSWE	198	_	TEST2
48		YDD	95		PB LRCK2	147		VDD	199		PB BCK
44	1/0	BM OUTS	96		V85	148		SYSDAO	200		VSS
45	1/0	BM OUTS	97	-	VDD	149		SYSDA1	201	<del>-</del>	VDD
48	1/0	BM OUT7	98		D INO	150		SYSDA2	202	<u> </u>	DIR
47	1/0	BM OUTS	99		D IN1	151		SYSDAS	203		TPO
48	1/0	BM OUTP	100		D IN2	152		SYSDA4	204		TP1
49	1/0	BM OUT10	101		D 1N3	153		SYSDA5	205		TP2
50		V88	102		D IN4	154		V8S	206	1	BM IN
51	1/0	BM OUT11	103		D INS	156		SYSDA6	207	1/0	INIT
62	1/0	BM OUT12	104	- 1	D ING	156	1/0	SYSDAT	208	1/0	ADR0


# BLOCK DIAGRAM REC VSS IN PB OUT ATT2 ATT3 ATT3 ATT3 ATT2 ATT3 ATT3 ATT3 ATT3 ATT3 ATT3 ATT3 ATT3 ATT3 ATT3 ATT2 ATT3 AT

CXD1176Q (8 BITS 20 MSPS VIDEO A/D CONVERTER WITH CLAMP FUNCTION)






CXD2302Q (8 BITS 50MSPS VIDEO A/D CONVERTER)




### BLOCK DIAGRAM




### **CXD1175AM**

(8BIT 20MSPS VIDEO A/D CONVERTER)



# DS1230Y100 (256K NONVOLATILE SRAM)

### PIN ASSIGNMENT



### PIN DESCRIPTION


A0-A14 - ADDRESS INPUTS Œ - CHIP ENABLE

GND - GROUND DQ0-DQ7 - DATA IN/DATA OUT

- OUTPUT ENABLE


VCC - POWER (+6V) WE - WRITE ENABLE


### DAC10-GX (10-BIT D/A CONVERTER) (18PIN HERMETIC DIP)




ŌĒ


DS9637A (DUAL DIFFERNTIAL LINE RECEIVER)





## EL4583CS (VIDEO SYNC SEPARATOR)







FA5311P (PWM SWITCHING POWER CONTROL)





### BLOCK DIAGRAM





# GS9010 (SERIAL DIGITAL AUTO TUNING SUB SYSTEM)






































M51272P (COLOR DIFFERENCE SIGNAL (R-Y, B-Y) ENCODER) BLOCK DIAGRAM R-Y CARRIER SC (90°) SIG. PULSE BALANCE IN GND OUT IN COMPOSITE SYNC IN COMP COMP COMP COMP BLACK PULSE IN BURST FLAG PULSE MIX SC LIMITER MOD VIDEO SIE OUT SYNC ADD Y OP R-Y CLAMP CAP. SC BATE -FB CLAMP 🕲 VIDEO AMP FEEDBACK B-Y IN C SC GATE FB CLAMP 1) SET UP LEVEL SET BLACK CLIP O COLOR SIG. IN SC Limiter MOD B-Y BURST 3 BURST FLAG FB CLAMP VREF B-Y CARRIER SC (180°) BALANCE IN M52055P (3 CH ANALOG SWITCH) BLOCK DIAGRAM INPUT 28 INPUT IA M65401FP (DIGITAL AUDIO SIGNAL PROCESSOR) | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO | VOO INPUT 1B(1) **Y88** VSS 183 **-** 807 TB4 - BD6 TB6 **-** 805 TBS T87 **788 -** BD2 TBO 901 T810 -- 800 TB11 BDEN TB12 - BQUIET TB13 - BDCK VDD . . . . 4 VDD 1 . . . . 3 VSS. . . . . 7 YDD M54649L TB16 T816 **→** X02 TB17 --- SCL DRIVE CIRCUIT T818 -- SOA TB19 CONTROL THERMAL BREAKER - THEELS TB20 - THSEL2 - THSEL1 TB22 ---- TWSELO TB23 TB24 -VSS MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR 778
MR

M66311FP (16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH) (TOP VIEW) Parallel { QA ← 1 } Data Output { QB ← 2 } Qc >-24--> Qc QE 0-23 + QE QE 0-22 + QE QF 0-21 + QF Serial Data IN Vcc 3 MB621926 (DELAY FOR DIGITAL AUDIO) A +4 0E + 5 - 0 0E 00 - 20 + 0G CKL+6 - CKL QH D-13+QH
R+7-CR QH D-13+QH
CKS+6 - CKS QH D-17+QH
CKS+6 - CKS QH D-17+QH
CKS+6 - CKS QH D-16+QK
Serial Data Out SQP+10-SQP QH D-15+QH
Data Out \QP + 11-CQD QH D-14+QH
Data Out \QP + 12-CQP QH D-13+QH O-O-O-O-O-O-O-O **€**0 TEST3 VSS1 (2 69 TEST2 58 TEST1 DCKA (3) рскв 🤄 €D NC3 **€** AB12 DCASA (5) 6 AB11 DOEA T **€** AB10 DOES (8) **€3** AB9 1/0 **€**∂ vss5 SRAM 61) ABB **€0** AB7 ADRS GEN **€9** AB6 **€**3 AB5 🖒 DRAN TIMING GEN 46 AB4 45 AB3 44 AB2 43 AB1 NC1 DNEB (8 **⊕** ∨\$\$4 PASS ( ASO E (TOP VIEW) BLOCK DIAGRAM VCC □ 1 () RAS -LCAS CLOCK GEN. WE UCAS MODE DQ7 C COLUMN DECODER A0 — A1 — A2 — A3 — A4 — A5 — A6 — A7 — A8 — SENSE UP DQ1~DQ16 32 — NC 31 — CAS 20 — UCAS 20 — OE 28 — A8 27 — A7 26 — A6 25 — A5 24 — A4 23 — VSS NC | 13 NC | 14 WE | 15 RAS | 16 NC | 17 A0 | 18 A1 | 19 A2 | 20 A3 | 21 A3 | 22 ENCODER PRE DECODER 훙 – Œ - VCC BIAS GENERATOR vcc 5 - vss






MC10H125(QUAD MECL-TO-TTL TRANSLATOR)



MC34051 (DUAL RS-422/423 TRANSCEIVER)



MC4044


1 PHASE FREQ DETECTOR D1 PD DF D5 11


PHASE FREQ D2 11 D D7 011


PHASE FREQ DETECTOR D2 AMPLIFIER 9 OUTPUT


INPUT STATE OUTPUT D1 U2 ××× × 0 2 3 0 0 0 0 0 ××× ××× 0 0 10 11 12 0 0 0 13 14 15 1 0 0 0 1 0 0 0


TRUTH TABLE

























13 14 15 16 17 18 19 20 21 22 23 24


NC LINV




# NE 521 (HIGH SPEED DUAL DIFFERENTIAL COMPARATOR)




NJM062M (OPERATIONAL AMPLIFIER) (TOP VIEW)




NJM064 (OP AMP, LOW POWER, JFET INPUT)








# NJM2068MD (OPERATIONAL AMPLIFIER) (TOP VIEW) A OUT TOP VIEW B VCC A-IN 79 B OUT A+IN 3 B-IN VEE 4 5 B+IN





#### NJM2073M OUAL LOW POWER OPERATION POWER AMP)





















## NJM2904M

(DUAL SIGNAL SUPPLY OPERATIONAL AMPLIFIER) (TOP VIEW)





NJM2901 (QUAD VOLTAGE COMPARATOR) (TOP VIEW)




**NJM319M** 

(DUAL VOLTAGE COMPARATOR) (TOP VIEW)










NJM386


(LOW FREQUENCY POWER AMPLIFIER) (TOP VIEW)







#### \$80700AN










(1) TMD3 :TEST MODE SELECT INPUT
(2) TREB :DA CONV. BUFFER OUTPUT
(4) TRE :DA CONV. BUFFER OUTPUT
(7) ADRATT :AD CONV. BOTTOM REFERENCE
(9) RFINO :AD CONV. INPUT
(11) ADRTP :AD CONV. TOP REFERENCE
(12) RFIN1 :SELF BIAS BUFFER INPUT
(13) CPREF :SELF BIAS BUFFER INPUT
(13) CPREF :SELF BIAS BUFFER OUT
(16) CP OUT:SELF BIAS BUFFER OUT
(16) CC CONT :SELF BIAS BUFFER OUT
(18) CLK :CLOCK INPUT (41, 85MHz)
(20) PBH :POWER DOWN CONTROL
L:POWER DOWN
(38) REFCK :TZ COUNT DOWN CLOCK OUT
(39) GCTL 1:GAIN SELECT 1
(40) GCTL 2:GAIN SELECT 2
(41) GCTL 3:GAIN SELECT 3
(42) INSH :FILTER RESPONSE TIME SELECT 1
(43) HDH :FILTER RESPONSE TIME SELECT 2
(44) CPH :ADC/SELF BIAS BUFFER
SELECT SETTING INPUT
(45) TRRH :DA OUTPUT CODE SELECT








### BLOCK DIAGRAM







(TOP VIEW)




#### (BLOCK DIAGRAM)



SN75158PS (40 MA.RS422)








PIN ASSAUMENT


T1 (6	60G16-1220 ATE ARRAY-SYNC GENERATOR) 75 (TOP VIEW) 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	0	
	86888888888888888888888888888888888888	/

PIN   PIN
2 VSS — 52 CPOB DS N OUT 3 VDD — 53 VDD — 4 FHS OUT 64 ADCP N OUT 5 EQP OUT 56 CPOB2 N OUT 6 VSP OUT 56 CPOB2 N OUT 7 VR INI IN 57 BLK N OUT 8 VR OUT 58 VSS — 9 RYP OUT 58 CPC BLK N OUT 10 DS GATE SEL OUT 60 ENC CP OUT 11 V GATE OUT 61 GA LDI IN 13 CCD HOM OUT 63 S OATAL IN 13 CCD HOM OUT 63 S OATAL IN 14 RBF OUT 64 PR SC OUT 15 VSS — 65 VSS — 16 SHP SEL0 IN 66 PB SC OUT 17 SHP SEL1 IN 77 EXT N OUT 18 SHP OUT 68 B50 N OUT 19 FCK INI IN 69 A50 N OUT 19 FCK INI IN 69 A50 N OUT 21 CLK SELI IN 77 PALPDI IN 22 WND OUT 72 PALP OUT 21 CLK SELI IN 77 PALPDI IN 22 TESTON H OUT 73 CSKOI IN 24 TEST HO N OUT 75 HD OUT 25 OFFSET OB N OUT 75 HD OUT 26 DATA10 OUT 77 FCK N OUT 27 BFWD OUT 77 FCK N OUT 28 VDD — 78 VDD — 29 BFWD SEL0! IN 79 FCK OUT 30 BFWD SEL1! IN 60 GBK OUT 21 SET HO N OUT 77 FCK N OUT 22 AFHOZ OUT 62 SYNC N OUT 23 TESTON H OUT 75 HD OUT 24 TEST HO N OUT 75 FCK OUT 30 BFWD SEL1! IN 60 GBK OUT 31 FHD2 OUT 68 RSY OUT 32 AFHOZ OUT 62 SYNC N OUT 33 BBK OUT 68 CCD VD N OUT 34 VSLK OUT 68 CCD VD N OUT 35 VP OUT 85 RSY! IN 36 CF N OUT 86 RSY! IN 37 TEST IN6! IN 67 PFBW! IN 38 TEST IN6! IN 67 PFBW! IN 38 TEST IN6! IN 61 IVP! IN 44 TEST IN5! IN 61 IVP! IN 45 TEST IN6! IN 99 CCD SEL1! IN 45 TEST IN6! IN 99 CCD SEL1! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN 45 TEST IN1! IN 99 CCD SEL0! IN
3
## FHS OUT 64 ADCP N OUT 65 EQP OUT 65 CPO82 N OUT 7 VR INI IN 67 BLK N OUT 88 VR OUT 65 CPO81 N OUT 7 VR INI IN 10 67 BLK N OUT 68 VR OUT 68 VSS OT 9 RYP OUT 69 ENC BLK OUT 11 V GATE OUT 61 GA LDI IN 11 V GATE OUT 61 GA LDI IN 12 AVD V INT OUT 62 S CLKI IN 13 CCD HOM OUT 63 S OATAI IN 14 R8F OUT 64 PR SC OUT 15 VSS OT 65 VSS OT 65 VSS OT 65 SHOP SELOI IN 66 PB SC OUT 17 SHP SELOI IN 67 PB SC OUT 18 SHP SELOI IN 67 PB SC OUT 18 SHP SELOI IN 66 PB SC OUT 18 SHP SELOI IN 67 PB SC OUT 19 FCK INI IN 69 A60 N OUT 19 FCK INI IN 69 A60 N OUT 19 FCK INI IN 70 RFRM N OUT 22 WND OUT 72 PALP OUT 23 TESTON H OUT 73 CBKDI IN 24 TEST HO N OUT 74 VD OUT 25 OFFSET OB N OUT 75 FCK N OUT 26 DATA23 OUT 27 BFWD OUT 77 FCK N OUT 26 DATA23 OUT 27 BFWD OUT 77 FCK N OUT 27 BFWD OUT 77 FCK N OUT 28 VDD THE SELOI IN 70 FCK N OUT 22 AFHOZ OUT 72 STROW SELOI IN 79 FCK N OUT 30 BFWD SELOI IN 79 FCK N OUT 31 BFWD OUT 77 FCK N OUT 32 AFHOZ OUT 82 SYNC N OUT 32 AFHOZ OUT 82 SYNC N OUT 32 AFHOZ OUT 82 SYNC N OUT 33 BBK OUT 83 CCD VD N OUT 34 VBLK OUT 84 CCD FD N OUT 35 FFST INSI IN 87 PFSWI IN 37 TEST INSI IN 87 PFSWI IN 38 TEST INSI IN 87 PFSWI IN 38 TEST INSI IN 87 PFSWI IN 38 TEST INSI IN 87 PFSWI IN 38 TEST INSI IN 87 PFSWI IN 38 TEST INSI IN 81 IVPI IN 44 TEST INSI IN 81 IVPI IN 44 TEST INSI IN 81 IVPI IN 44 TEST INSI IN 81 IVPI IN 44 TEST INSI IN 93 CCD SELOI IN 44 TEST INSI IN 94 CCD SELOI IN 44 TEST INSI IN 94 CCD SELOI IN 45 TEST INSI IN 94 CCD SELOI IN 44 TEST INSI IN 94 CCD SELOI IN 45 TEST INSI IN 94 CCD SELOI IN 45 TEST INSI IN 94 CCD SELOI IN 45 TEST INSI IN 94 CCD SELOI IN 45 TEST INSI IN 95 CCD SELOI IN 44 TEST INSI IN 95 CCD SELOI IN 44 TEST INSI IN 95 CCD SELOI IN 44 TEST INSI IN 94 CCD SELOI IN 44 TEST INSI IN 95 CCD SELOI IN 44 TEST INSI IN 95 CCD SELOI IN 44 TEST INSI IN 95 CCD SELOI IN 44 TEST INSI IN 95 CCD SELOI IN 44 TEST INSI IN 95 CCD SELOI IN 44 TEST INSI IN 96 CCD SELOI IN 44 TEST INSI IN 96 CCD SELOI IN 44 TEST INSI IN 99 CCD SELOI IN 44 TEST INSI IN 99 CCD SELOI IN 44 TEST INSI IN 99 CCD SELOI IN 44 TEST INSI IN
## FHS OUT 64 ADCP N OUT 65 EQP OUT 65 CPO82 N OUT 77 VR INI IN 67 BLK N OUT 78 VR INI IN 10 67 BLK N OUT 68 VR OUT 68 VSS OUT 69 RVP OUT 68 ENC BLK OUT 11 V GATE OUT 61 GA LDI IN 11 V GATE OUT 61 GA LDI IN 12 AVD V INT OUT 62 S CLKI IN 13 CCD HDM OUT 63 S DATAI IN 14 RBF OUT 64 B S OATAI IN 14 RBF OUT 66 PB SC OUT 15 VSS OUT 65 VSS OUT 77 SFRM N OUT 78 SFRM N OUT 78 SFRM N OUT 78 SFRM N OUT 79 FCK IN 10 N 69 A60 N OUT 79 FCK IN 10 N 70 RFRM N OUT 72 PALP DI IN 22 THE TO THE THE TO THE T
6 VSP OUT 56 CPOBI N OUT 7 VR NNI IN 67 BLK N OUT 8 VR OUT 55 BLK N OUT 10 DS 9 FVP OUT 55 ENC BLK OUT 10 DS 9ATE SEL OUT 60 ENC CP OUT 11 V GATE OUT 61 GA LDI IN 12 AVD V INT OUT 62 S CLKI IN 13 CCD HDM OUT 63 S DATAI IN 14 RBF OUT 64 PR SC OUT 15 VSB — 66 VSS — 66 VSS — 66 SHP SELOI IN 66 PB SC OUT 17 SHP SEL1 IN 67 EXT N OUT 18 SHP OUT 68 B50 N OUT 17 SHP SEL1 IN 67 EXT N OUT 20 FCK2I IN 70 RFRM N OUT 20 FCK2I IN 70 RFRM N OUT 22 WND OUT 72 PALP OUT 22 WND OUT 73 CBKDI IN 22 TESTON H OUT 73 CBKDI IN 24 TEST HD N OUT 74 VD OUT 25 OFFSET OB N OUT 75 FCK N OUT 26 DATAI OUT 77 FCK N OUT 27 BFWD OUT 77 FCK N OUT 28 VDD — 78 VDD — 29 BFWD SEL0I IN 79 FCK OUT 32 BFWD SEL0I IN 79 FCK OUT 32 AFHOZ OUT 81 BF OUT 33 BFWD SEL1 IN 80 CBK OUT 34 FF OUT 35 FF OUT 35 FF OUT 35 FS OUT 34 FF OUT 35 FS OUT 35 FS OUT 37 FF OUT 37 FF OUT 37 FF OUT 38 FF OUT 38 FF OUT 38 FF OUT 38 FF OUT 38 FF OUT 38 FF OUT 39 FF OUT 36 FS OUT 31 FF OUT 31 FF OUT 32 ENCO 10 FF OUT 34 CBKDI IN 37 TEST INSI IN 80 CBK OUT 34 VBLK OUT 84 CCD HD N OUT 35 FF OUT 36 FS INSI IN 80 CBK OUT 37 TEST INSI IN 80 CBK OUT 37 TEST INSI IN 87 PF OUT 18 SET INTI IN 88 SCPHORSI OUT 44 TEST INSI IN 87 PF OUT 18 SET INTI IN 88 SCPHORSI OUT 44 TEST INSI IN 87 PF OUT 18 SET INTI IN 88 SCPHORSI OUT 44 TEST INSI IN 89 CCD SEL0I IN 44 TEST INSI IN 99 CCD SEL0I IN 44 TEST INSI IN 99 CCD SEL0I IN 44 TEST INSI IN 99 CCD SEL1I IN 45 TEST INSI IN 99
No.   No.
No.   No.
Page   Page
10
11
12
13
14
15
18
17
18
P
CL   CL   CL   CL   CL   CL   CL   CL
21 CLK SELI IN 71 PALPDI IN 22 WNDO OUT 72 PALPD OUT 23 TESTON H OUT 73 GBKDI IN 24 TEST HN N OUT 74 VD OUT 25 OFFSET OB N OUT 75 HD OUT 26 DATA23 OUT 27 BFWD OUT 77 FCK N OUT 27 BFWD OUT 77 FCK N OUT 28 VDD — 78 VDD — 29 BFWD SELI IN 79 FCK OUT 30 BFWD SELI IN 80 CBK OUT 31 FHD2 OUT 81 BF OUT 32 AFHD2 OUT 82 SYNC N OUT 32 AFHD2 OUT 83 CCD VD N OUT 34 VBLK OUT 84 CCD HD N OUT 35 VP OUT 85 RSYI IN 36 CF N OUT 85 CF N OUT 86 SCPHCRSI OUT 37 TEST IN8I IN 87 PFBWI IN 38 TEST IN7I IN 88 SCPHCRSI OUT 40 VSS — 90 VSS — 41 TEST IN5I IN 81 IVPI IN 43 TEST IN5I IN 81 IVPI IN 43 TEST IN5I IN 93 CCD SELI IN 44 TEST IN5I IN 93 CCD SELI IN 44 TEST IN5I IN 93 CCD SELI IN 44 TEST IN5I IN 93 CCD SELII IN 43 TEST IN5I IN 93 CCD SELII IN 44 TEST IN5I IN 94 CCD SELII IN 45 TEST IN3I IN 93 CCD SELII IN 45 TEST IN5I IN 94 CCD SELII IN 45 TEST IN5I IN 94 CCD SELII IN 45 TEST IN5I IN 94 CCD SELII IN 45 TEST IN5I IN 94 CCD SELII IN 45 TEST IN5I IN 94 CCD SELII IN 45 TEST IN5I IN 94 CCD SELII IN 45 TEST IN5I IN 94 CCD SELII IN 45 TEST IN5I IN 94 CCD SELII IN 45 TEST IN5I IN 95 CCD SELII IN 95 CCD SELII IN 95 CCD SELII IN 95 CCD SELII IN 95 CCD SELII IN 95 CCD SELII IN 95 CCD SELII IN 95 CCD SELIII IN 95 CCD SELII IN 95 CCD SELII IN 95 CCD SELII IN 95 CCD SELIII IN 95 CCD SELIII IN 95
22
22
TEST HO N OUT 74
25 OFFSET OB N OUT 75
28
27
28
29
30   BFWD SEL11   IN   80   CBK   OUT   31   FHD2   OUT   81   BF   OUT   32   AFHD2   OUT   83   CCD VD   N   OUT   33   BBK   OUT   83   CCD VD   N   OUT   34   VBLK   OUT   84   CCD   HD   N   OUT   35   VP   OUT   86   RSYI   IN   36   CF   N   OUT   86   LALI   IM   37   TEST   IN8   IN   87   PFBWI   IN   38   TEST   IN7   IN   88   SCPHCRS1   OUT   39   TEST   IN6   IN   89   SCPHCRS2   OUT   39   TEST   IN6   IN   89   SCPHCRS2   OUT   39   TEST   IN6   IN   89   SCPHCRS2   OUT   40   VSS   — 90   VSS   — 90   VSS   — 41   TEST   IN8   IN   91   VPI   IN   42   TEST   IN4   IN   92   VP   SEL   IN   43   TEST   IN3   IN   93   CCD   SEL   IN   44   TEST   IN2   IN   94   CCD   SEL   IN   10   TEST   IN1   IN   95   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   IN   96   CCD   SEL   IN   10   TEST   IN1   TEST   IN1   IN   96   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST   IN1   TEST
31
32
33   BBK   OUT   83   CCD VD N   OUT
34
36
36
38   TEST   INB   IN   67   PFBW    IN   38   TEST   INT   IN   88   SCPHGRS1   GUT   SCPHGRS1   SCPHGRS2   OUT   OUT   SCPHGRS2   OUT   SCP
38 TEST INTI IN 88 SCPHCRS1 OUT 39 TEST IN6! IN 89 SCPHCRS2 OUT 40 VSS —— 90 VSS —— 41 TEST IN5 IN 91 IVPI IN 42 TEST IN4! IN 92 VP SEL! IN 43 TEST IN3! IN 93 CCD SEL! IN 44 TEST IN1! IN 95 CCD SEL! IN 45 TEST IN1! IN 95 CCD SEL! IN
TEST IN6  IN 89 SCPHCRS2 OUT
40   VSS   90   VSS
41 TEST IN51 IN 91 IVPI IN 42 TEST IN41 IN 92 VP SELI IN 43 TEST IN31 IN 93 CCD SEL01 IN 44 TEST IN2 IN 94 CCD SEL11 IN 45 TEST IN11 IN 95 CCD SEL21 IN
42 TEST IN41 IN 92 VP SELI IN 43 TEST IN3 IN 93 CCD SEL01 IN 44 TEST IN21 IN 94 CCD SEL11 IN 45 TEST IN11 IN 95 CCD SEL21 IN
43 TEST IN31 IN 93 CCD SEL01 IN 44 TEST IN21 IN 94 CCD SEL11 IN 45 TEST IN11 IN 95 CCD SEL21 IN
44 TEST IN21 IN 94 CCD SEL11 IN 45 TEST IN11 IN 95 CCD SEL21 IN
45 TEST IN11 IN 95 CCD SEL21 IN
46 TEST31 IN 96 VBLK SELI IN
47 TEST21 IN 97 CONTRX LI IN
48 TEST11 IN 98 SC41 IN
49 NTSC LI IN 99 SC3! IN
50 MRST LI IN 100 FS3 IN













PINI	PIN		PIN	PIN	1/0
NO.	NAME	1/0	NO.	NAME	170
1	YDD	-	33	VSS	
2	ADO	IN	34	MON OO	OUT
3	AD1	IN	35	MON O1	OUT
4	AD2	IN	36	MON O2	OUT
5	AD3	IN	37	EO NOM	OUT
6	AD4	IN	38	MON 04	OUT
7	AD5	IN	39	MON 05	QUI
8	AD6	IN	40	MON OB	OUT
9	CLKTST	IN	41	MON 07	OUT
10	VSS	_	42	VSS	
11	M CLK	IN	43	TMS	IN
12	SEL CLK AD	OUT	44	TCK	IN
13	SEL CLK DCI	OUT	45	TDI	IN
14	VDD	_	46	TRST	IN
15	VSS	_	47	TDO	OUT
16	PBCLK	IN	48	RECSTR	IN
17	PBDAT I	IN	49	SBSTA	IN
18	PBDAT 0	OUT	50	DEDR 10	IN
19	VSS	_	51	DEDR 11	_IN
20	RST	IN	52	DEDR 12	IN
21	TEST	IN	59	DEDR 13	IN
22	RCA	IN	54	DEDR CO	OUT
23	RCB	IN	55	DEDR 01	OUT
24	HID	IN	56	DEDR 02	OUT
25	FRP	IN	57	DEDR 03	OUT
26	VDD	1-	58	VOD	
27	PBH	IIN	59	S CS	IN
28	PWM	OUT	60	S CLK	IN
29	MON MDO	IN	61	S DATA	170
30	MON MD1	IN	62	CLK18	110
31	MON MD2	IN	63	DREC	18
32	MON MOS	IN	RA	VSS	-









<del>解析のMarket Construction (Market Construction Construction Construction Construction Construction Construction Cons</del> 最初のMarket Construction (Market Construction

















TC7S08F(2 INPUT AND GATE)




TC7S14F(SCHMITT INVERTER)




TC7S32F(2 INPUT OR GATE)




TC7S66F(ANALOG SWITCH)




TC7S86F(2 INPUT EXCLUSIVE OR GATE)




TC7W00F(DUAL 2 INPUT NAND GATE)




TC7W02F(DUAL 2 INPUT NOR GATE)




TC7W04F(TRIPLE INVERTER)




TC7W08F(DUAL 2 INPUT AND GATE)




TC7W125FU(DUAL 3-STATE BUFFER)




TC7W14F(TRIPLE SCHMITT INVERTER)



TC7W32F(DUAL 2 INPUT OR GATE)




TC4W66F(DUAL ANALOG SWITCH)









LOGIC BLOCK DIAGRAM




TL1451CNS (DUAL SWITCHING REGULATOR CONTROLLER)




TL084 (OPERATIONAL AMPLIFIER) (TOP VIEW)





TL7705




TLC548C/549C (8 BIT BINARY COMPATIBLE A/D CONVERTER)








# TMPZ84C43AF-8 (SERIAL INPUT/OUTPUT CONTROLLER)




#### FUNCTION BLOCK DIAGRAM




1/0	CHART


/O CHART			,		,	· · · · · · · · · · · · · · · · · · ·	<u>,</u>
PIN NO.	NAME	1/0	FUNCTION	PIN NO.	NAME	1/0	FUNCTION
1	DTRA DTRB	0	DATA TERMINAL READY	40 15	SYNCA SYNCB	1/0	SYNC
2 9	RTSA RTSB	0	TRANSMIT REQUEST	38 16	W/RDYA W/RDYB	0	WAIT/READY A. B
8	CTSA		TRANSMIT ABLE	17	ICV	-	VCC OR OPEN
8	CTSB	' '	INANSMII ABLE	18	VSS	POWER	ov
4	DCDA		DATA CARRIER DETECT	19	RD	- 1	READ SIGNAL
7	DCDB	,	DATA GARRIER DETECT	20	C/D	1	COMMAND/DATA SELECT
5	CLK	1	SINGLE PHASE CLOCK	21	B/A	1	CHANNEL SELECT
6	RESET	- 1	RESET	22	CE	1	CHIP ENABLE
44	TXDA	•	ACCULATE TO A MONITE DATA	23	IORQ	1	I/O REQUEST
11	TXDB	0	SERIAL TRANSMIT DATA	24~27 29~32	DO~07	1/0	8 BIT BUS
43 12	TXCA TXCB	1	TRANSMIT CLOCK	33	INT	0	INTERRUPT REQUEST
42	RXCA		DESCRIPTION OF ADM	34	IEI	1	INTERRUPT INABLE INPUT
13	RXCB	ı ı	RECEIVE CLOCK	35	IEO	0	INTERRUPT INABLE OUTPUT
41	RXDA		DERILL DECEME OFF	36	M1	1	MACHINE CYCLE 1
14	RXDB	ſ	SERIAL RECEIVE DATA	37	VCC	POWER	+5V




UPC1862GS (VIDEO SIGNAL PROCESSOR CLOCK GENERATOR)




#### BLOCK DIAGRAM







UPC4558 (OPERATIONAL AMPLIFIER) (TOP VIEW)




UPC4741 (OPERATIONAL AMPLIFIER) (TOP VIEW)




#### #PD16310GF (DISPLAY TUBE DRIVER)







# UPD42280 (2M BIT FIELD BUFFER)





100

DIO~7: DATA INPUT
DOO~7: DATA OUTPUT
WCK: WRITE CLOCK
RCK: READ CLOCK
WE: WRITE ENABLE IN
RE: READ ENABLE IN
OE: OUTPUT ENABLE IN
WRST: WRITE RESET IN
REST: READ RESET IN
TEST: TEST TERMINAL











## µPD65845G039




PIN ALIGNMENT


PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME
- 1	VDD	41	GND	81	VOD	121	GND
2	FRP R	42	GND	82	I EEDAT	122	GND
8	SEQNO	43	CFO	83	HSE	123	FE CTALO
4	SEQN1	44	CF1	84	CTLA	124	FE CTRL1
. 6	SEQN2	45	CF2	85	CTLB	125	CLK837
6	SEQNS	46	DLYDATO	86	FRP P	126	ALO
7	GND	47	DLYDAT1	87	FIFORST	127	AL1
8	FRMSTAT	48	DLYDAT2	88	VDD	128	AL2
9	CFLOAD	4	DLYDAT8	89	FIFOCLK	129	AL3
10	FEFRMST	50	DLYDAT4	90	O EEDAT	130	AL4
11	GND	51	CLK18	91	0 EDAT70	131	AL5
12	RECSTRT	52	TRANSIT	92	O EDAT71	132	GND
13	SBSTR	53	GND	83	0 EDAT72	133	DATAO
14	TST SEQ0	54	RRST	84	GND	134	DATA1
15	TST SEQ1	55	WRST	95	GND	135	DATA2
16	TST SEQ2	58	SBSTP	96	O EDAT73	136	DATAS
17	TST SEQ3	57	DEDPO	97	O EDAT74	137	DATA4
18	SEQNEN	58	DEDP1	98	O EDAT75	138	DATA5
19	SECNEN2	59	DEDP2	99	O EDAT76	139	DATA6
20	VDD	60	DEDP3	100	VDD	140	DATA7
21	GND	61	GND	101	GND	141	GND
22	OUT SEQO	62	CLKB	102	PBCLK	142	CS N
23	OUT SEQ1	63	PBDAT1B	103	PBDATA	143	READ
24	OUT SEQ2	-84	PBOAT8B0	104	PBDATA80	144	WRITE
26	OUT SEQ8	65	PBDAT8B1	105	PBDATA81	145	U ALMODE
26	GND	86	PBDAT882	106	PBDATA82	146	U RWMODE
27	SOSTP R	67	PBDAT883	107	VDD	147	ALE
28	DEDP RO	68	PBDAT884	108	PBDATA83	148	VDD
29	DEDP R1	89	PBDAT885	109	PBDATA84	149	TEST SW
80	DEDP R2	70	PBDAT886	110	PBDATA85	150	AST SW
81	DEDP R8	71	PBDAT887	111	PBDATA86	151	SBE
82	HID R	72	I EDAT70	112	PBDATA87	152	HIZ
33	GND	73	I EDAT71	113	GND	153	TCK
34	SBSTP P	74	I EDAT72	114	ATFCLK	154	TRS
85	DEDP PO	75	I EDAT73	115	I REC L	155	TMS
86	DEDP P1	. 78	I EDAT74	116	I SPA	156	TDI
87	DEDP P2	77	I EDAT75	117	TST DERP	157	TDO
38	DEDP P3	78	I EDAT76	118	ATFCLKS	158	VDD
89	HID P	79	GND	119	GND	159	GND
40	VDD	80	GND	120	VDD	160	GND

#PD65868D022 (GATE ARRAY)




PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME
1	GND	53	VDD	105	GND	157	VDD
2	GND	54	BTLO	106	GND	158	RVO
3	ACFO	55	BTL1	107	PSD0	159	RVZ
4	RCF1	56	BTL2	108	PSD1	160	RVW
5	RCV	87	GND	109	PSD2	161	RAIZ
6	INH	58	BTL3	110	PSD3	162	RAIW
7	INV	59	BTL4	111	PSE	163	RA2Z
8	RFP	60	BTL5	112	PEE	164	RA2W
9	N.C	61	BTL6	118	VDD	165	GND
10	N. C	62	GND	114	GND	166	VDD
11	SRM	63	GND	115	PBD0	167	RSDO
12	SAM	64	BTL7	116	PBD1	168	RSD1
18	SCS	65	BTL8	117	PB02	169	RSD2
14	SRD	86	BTL9	118	PBD3	170	RSD3
15	SEN	67	VDD	119	PBD4	171	RSE
18	SAE	68	BFRM	120	PBD5	172	N.C
17	SDO	69	APF	121	PBD6	173	TCFO
		70	ALP	122	P807	174	TCF1
18	SD1	71		128	PBE	175	TCV
19	SD2		ASE			176	VARE
20_	GND	72	ALV	124	PBC	177	VBRE
21	SD3	73	ATE	125	PBQ		
22	SD4	74	AADO	126	PFP	178	N. C
23	SD5	75	AAD1	127	TCK	179	N.C
24	8D6	78	AAD2	128	TRS	180	GND
25	SD7	77	PIC	129	TMS	181	RSC
26	GND	78	VDO	130	VDD	182	GND
27	VDD	79	GND	131	GND	183	VDD
28	SALO	80	PSC	132	TDI	184	RIC
29	SAL1	81	GND	138	TDO	185	GND
30	SAL2	82	N. C	134	HIZ	186	BCD0
81	SAL3	83	AAD3	135	RST	187	BCD1
32	SAL4	84	AAD4	136	GND	188	BCD2
33	SALS	86	AAD5	137	RBE	189	BCD3
34	PVDO	86	AAD6	138	RBC	190	BCD4
35	PVD1	87	AAD7	139	RBQ	191	BCD5
36	PVD2	88	AAD8	140	RBDO	192	BCD6
37	PVD3	89	AAD9	141	RBD1	193	BCD7
38	PV04	90	AAD10	142	RBD2	194	YDD
39	PVD5	91	AAD11	148	RBD3	195	GND
40	PVD6	92	AAD12	144	RBD4	196	BTCE
41	PVD7	93	AAD13	145	RBD5	197	BCDR
42	N.C	94	PCF0	146	RBD6	198	BTDR
48	N.C	95	PCF1	147	RBD7	199	RYIO
44	N, C	96	PCN	148	GND	200	RYII
45	PVE	97	PCE	149	TST1	201	RY12
46	PDE	98	PFF	150	RXDD	202	RYIS
47	PHD	99	PFS	151	RXD1	203	RY14
48	PVB	100	PFC	152	RXD2	204	RY 5
49	VAPE	101	PFV	153	RXD3	205	RY 6
50	VBPE	102	TST2	154	RXE	208	RY17
51	GNO	103	7513	155	GND	207	N.C
	I GAU	. 103	(4)0	1 126	gitu .	1 ZV/	1 1% 0







# XC62APXX02M (VOLTAGE REGULATOR)




# XC62DNXX02M (VOLTAGE REGULATOR)



#### BLOCK DIAGRAM




#### BLOCK DAIGRAM





# Y7C19935VC (32Kx8 STATIC RAM)

#### LOGIC BLOCK DIAGRAM



## PIN CONFIGURATIONS





# **Technical Bulletin**

# Supplement to the Service Manual

**Broadcast Product** 

Subject: Improvement of Pr and Pb Frequency Response

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

13

VSD9606M502A/B

G6TRA0001

Board: VOUT (F4:VEP83221B)

Symptom: Pr and Pb frequency response of Analog Component OUT may be out of specification.

: Noise may appear on the Component Y/C timing adjustment volume due to the wiring procedures.

Remedy: To improve it, capacitors C8735 and C8754 are changed from 50V/120pF to 50V/150pF on the foil

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
C8735	ECUX1H121JCV	ECUX1H151JCV	C. CAPACITOR CH 50V 150P	1	
C8754	ECUX1H121JCV	ECUX1H151JCV	C. CAPACITOR CH 50V 150P	1 1	

Ref. No.	Schema	atic Diagram	P.C.Board	
	Page	Area No.	Page	Area No.
C8735	2-80	E-8 (26/30)	3-6	H-3 (F)
C8754	2-80	E-8 (26/30)	3-6	I-3 (F)

# **Technical Bulletin**

# Supplement to the Service Manual

**Broadcast Product** 

Subject: Reduction of Vertical and Horizontal Sags at Video OUT

Please use this supplement together with the Service Manual as follows:						
Model No.	Bulletin No.	Order No.	Effective from			
AJ-D750E/EN	14	VSD9606M502A/B	I6TRA0001			

Board: VOUT (F4:VEP83221B)

Symptom: Vertical sag and horizontal sag may be appeared at the V blanking period.

Cause : Due to the tolerance of leak current of sample hold circuit.

Remedy : To reduce the vertical and horizontal sags, capacitors C8716, C8738, C8757 and C8909 are changed

from 50V/100pF to 50V/1000pF on the foil side.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
C8716	ECUX1H101JCV	ECUX1H102JV	C. CAPACITOR CH 50V 1000P	1 1	
C8738	FCUX1H101JCV	ECUX1H102JV	C. CAPACITOR CH 50V 1000P	1	
C8757	FCUX1H101JCV	ECUX1H102JV	C. CAPACITOR CH 50V 1000P	1	
C8909	ECUX1H101JCV	ECUX1H102JV	C. CAPACITOR CH 50V 1000P	1	

Ref. No.	Scheme	Schematic Diagram		Board
	Page	Area No.	Page	Area No.
C8716	2-80	B-10 (26/30)	3-6	H-3 (F)
C8738	2-80	D-10 (26/30)	3-6	I-3 (F)
C8757	2-80	G-10 (26/30)	3-6	J-3 (F)
C8909	2-83	B-4 (28/30)	3-6	I-3 (F)

# **Technical Bulletin**

# Supplement to the Service Manual

**Broadcast Product** 

Subject: Improvement of Picture Under High Temperature

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

16

VSD9606M502A/B

J6TRA0001

Board: REC PB (F5:VEP83223B)

Symptom: Picture may be disturbed under high temperature.

Cause : Noise may jump into the ECC output signal of playback side due to the temperature characteristics of ECC.

Remedy: To reduce the picture disturbance, the following modification is performed.

- 1). Add a resistor R3741 (1/4W, 27KΩ) between pins #2 and #10 of IC3241 on the foil side as shown in figures 1 and 2.
- 2). Add a resistor R3742 (1/4W,  $27K\Omega$ ) between C3264 and land (A portion) on the component side as shown in figures 3 and 4.
- 3). Add a resistor R3743 (1/4W, 27KΩ) between pins #6 and #10 of IC3241 on the foil side as shown in figures 1 and 2.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
R3741 ~ 43		ERDS2TJ273	C. RESISTOR 1/4W 27K	0→3	

#### REC PB (F5 20/23) Schematic Diagram




Fig. 1 Page 2-105 (B-2)

### F5 REC PB P.C.Board (VEP83223B)




Fig. 2 Page 3-7 (E-2)

### REC PB (F5 20/23) Schematic Diagram




Fig. 3 Page 2-105 (F-2)

### F5 REC PB P.C.Board (VEP83223B) **(©**)




Fig. 4 Page 3-7 (E-2)

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Software Version Up Grades

Please use this supplement together with the Service Manual as follows :						
Model No.	Bulletin No.	Order No.	Effective from			
AJ-D750E/EN	18	VSD9606M502A	J6TRA0001			

Board: REC PB (F5:VEP83223B)

The following software has been up-dated to improve the functioning of the VTR.

Part Number							
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks		
IC501	VSI2282	VSI2159D	F5 SBC1 PROM Ver. 1.04	1	CHECK SUM : D5CA		
IC601	VS12282	VSI2159D	F5 SBC2 PROM Ver. 1.04	1	CHECK SUM : D5CA		

### < Improvement of Performance >

1. RECDATE and RECTIME data is written in spite of write inhibit method. It is improved.

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Improvement of Tape End/Beginning Detection

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

19

VSD9606M502A/B

J6TRA0001

Board: System Control (F2:VEP86146B)

Symptom: When the Consumer DV tape is inserted, the tape end/beginning may be mis-detected.

Cause : Black portion of the tape may be detected as white portion of the tape.

Remedy : To prevent it, resistor R11 is changed from  $3.3 \text{K}\Omega$  to  $1 \text{K}\Omega$  on the foil side.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
R11	ERJ6GEYJ332	ERJ6GEYJ102	M. RESISTOR CH 1/10W 1K	1	

Ref. No.	Schematic Diagram		P.C.Board	
	Page	Area No.	Page	Area No.
R11	2-31	B-8 (1/14)	3-4	C-2 (F)

## Supplement to the Service Manual

**Broadcast Product** 

### **Subject: Improvement of Crystal Oscillator Circuit**

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

20

VSD9606M502A/B

K6TRB0001

Board : System Control (F2:VEP86146B)

To have an oscillation margin for the microcomputer oscillator circuit, the following modification is performed.

Front CPU (VEP86147A)

< System Control >

- 1). Change capacitors C10 and C11 from 50V/27pF to 50V/15pF on the component side.
- 2). Change capacitors C500 and C501 from 50V/22pF to 50V/12pF on the component side.
- 3). Change resistor R57 from  $12\Omega$  to  $1K\Omega$  on the component side.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
C10, 11	ECUM1H270JCN	ECUM1H150JCN	C. CAPACITOR CH 50V 15P	2	
C500, 501	ECUM1H220JCN		C. CAPACITOR CH 50V 12P	2	
R57	ERJ6GEYJ120	ERJ6GEYJ102	M. RESISTOR CH 1/10W 1K	1 1	

Ref. No.	Schematic Diagram		P.C.Board	
	Page	Area No.	Page	Area No.
C10	2-31	G-9 (1/14)	3-4	C-3 (C)
C11	2-31	G-9 (1/14)	3-4	C-3 (C)
C500	2-36	B-4 (6/14)	3-4	E-2 (C)
C501	2-36	C-4 (6/14)	3-4	E-2 (C)
R57	2-31	G-9 (1/14)	3-4	C-3 (C)

#### < Front CPU >

- 1). Change capacitors C4 and C5 from 50V/22pF to 50V/10pF on the component side.
- 2). Change resistor R17 from  $0\Omega$  to  $180\Omega$  on the component side.

Part Number				~~~~~~	
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
C4, 5	ECUM1H220JCN	ECUM1H100DCN	C. CAPACITOR CH 50V 10P	2	
R17	ERJ6GEY0R00	ERJ6GEYJ181	M. RESISTOR CH 1/10W 180	1	

987548354920 98764836

## **Panasonic**

Ref. No.	Schematic Diagram		P.C.Board	
	Page	Area No.	Page	Area No.
C4	2-196	C-3 (1/4)	3-21	D-3 (C)
C5	2-196	C-3 (1/4)	3-21	D-3 (C)
R17	2-196	C-3 (1/4)	3-21	D-2 (C)

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Software Version Up Grade

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

21

VSD9606M502A/B

K6TRB0001

Board: Front CPU (VEP86147A)

The following software has been up-dated to improve the functioning of the VTR.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
IC2	VSI2166C	VSI2166D	FRONT PROM Ver. N1.04	1	

#### < TEST MENU >

SERVO IC235

: F1-P1.06 5BED

SYSTEM IC2

: F2-P1.02 7C36

IC503

AV IC702

: F2-P1.07 65CF

### < improvement of Performance >

1. When the Search Dial is rotated to the maximum direction of REV during Service Menu, it is rotated to FWD direction. It is improved.

## Supplement to the Service Manual

**Broadcast Product** 

### Subject: Introduction of New MECHA I/F Board

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

22

VSD9606M502A/B

J6TRB0163

Board: MECHA I/F (VEP82214A)

Pin arrangement of connector P17 for the MIC Sensor on the MECHA I/F Board is changed. According to this change, the following change is performed.

- 1). P.C.Board number is changed from VEP82106A to VEP82214A.
- 2). Serial Number version is advanced from A version to B version as shown below.

J6TRA\*\*\*\* → J6TRB\*\*\*\*

- 3). There is no interchangeability between old MECHA I/F Board and new one. So, when the old MECHA I/F Board (VEP82106A) is replaced to new one (VEP82214A), please mark on the Serial Number Plate as you can discriminate between old Board and new Board.
- 4). After this modification, 5-7. Tension Arm Adjustment Procedures are required.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
	VEP82106A	VEP82214A	MECH I/F P.C.BOARD	1	

## Supplement to the Service Manual

**Broadcast Product** 

### Subject: Reduction of Noise from Cylinder Circuit

Model No.	Bulletin No.	Order No.	Effective from
AJ-D750E/EN	23	VSD9606M502A/B	J6TRB0163
AJ-D650E/EN	1	VSD9612MJ01A/B	K6TRA0001

Board: MECHA I/F (VEP82214A)

Symptom: High Error Rate may occur.

Cause : Noise from the Cylinder circuit may jump into the RF circuit. It results in High Error Rate.

Remedy: To improve the Error Rate, the following modification is performed.

- 1). Add a capacitor C200 (50V/100pF) between pins #2 and #26 of P1 on the foil side as shown in figures 1 and 2.
- 2). Add a capacitor C201 (50V/100pF) between pins #1 and #27 of P1 on the foil side as shown in figures 1 and 2.
- 3). Add a capacitor C202 (50V/100pF) between pin #28 of P1 and land of GND on the foil side as shown in figures 1 and 2.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
C200 ~ 02		ECCF1H101JC	C. CAPACITOR 50V 100P	0→3	




Fig. 1 Page 2-190 (C-7)

#### MECHA I/F P.C.Board (VEP82214A)




Fig. 2 Page 3-18 (D-2~3)

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Change of IC

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-YA750P

24

VSD9606M502A/B

L6TRB0001

Board: SIF (F3:VEP83220A)

Reason for Change

☐ The following part(s) has(have) been changed for serviceability improvement.

☐ The following part(s) has(have) been changed for productivity improvement.

The following part(s) has(have) been changed for standardization.

☐ The following part(s) has (have) been changed for the safety regulation.

Part Number						
Ref. No.	Original Part No.	New Part No.	1	Part Name & Descriptions	Pcs	Remarks
IC3301	CG31633-2109	CG31633-2131	IC		1	

Ref. No.	Schematic	Diagram	P.C.Board	
	Page	Area No.	Page	Area No.
IC3301	2-52	G-8 (8/9)	3-5	I-4 (C)

## Supplement to the Service Manual

**Broadcast Product** 

**Subject: Improvement of CUE Audio Monitor Output Level** 

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

25

VSD9606M502A/B

L6TRB0001

Board: CUE (H2:VEP84182B)

Symptom: Monitor Output level is decreased about -2dB against CH1 or CH2 when select CUE on the Monitor

: Cue Audio output level for the Channel Select circuit of the Monitor is set lower than CH1 or CH2

OUT.

Cause

output level.

Remedy: To improve Monitor Output level, the following modification is performed.

- 1). Change resistor R4057 from  $2.2 \text{K}\Omega$  to  $1.5 \text{K}\Omega$  on the foil side.
- 2). Change resistor R4105 from  $2.7K\Omega$  to  $36K\Omega$  on the foil side.
- 3). Change resistor R4112 from  $12K\Omega$  to  $8.2K\Omega$  on the foil side.
- 4). Change resistor R4166 from  $1.5 \text{K}\Omega$  to  $4.7 \text{K}\Omega$  on the foil side.
- 5). Change resistor R4211 from 15K $\Omega$  to 11K $\Omega$  on the component side.
- 6). After this modification, the following adjustment procedures are required.
  - 3-4. CUE PB Level Adjustment
  - 3-8. CUE REC/PB Level Adjustment
- \* Note \* When this modification is performed, the System Control and I/F PROM software must be up-graded at the same time. Please refer to the Technical Bulletin No. VSD9609SA608.

System Control (IC2) : VSI2277B

F2-P1.02 1CD7

I/F (IC503)

: VSI2279A

F2-P1.01 DC03

Part Number							
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks		
	VEP84182A	VEP84182B	CUE P.C.BOARD	1			
R4057	ERJ6GEYJ222	VRE0034E152	M. RESISTOR CH 1/10W 1.5K	1			
R4105	VRE0034E272	VRE0034E363	M. RESISTOR CH 1/10W 36K	1			
R4112	ERJ6GEYJ123	VRE0034E822	M. RESISTOR CH 1/10W 8.2K	1			
R4166	VRE0034E152	VRE0034E472	M. RESISTOR CH 1/10W 4.7K	1			
R4211	VRE0034E153	VRE0034E113	M. RESISTOR CH 1/10W 11K	1 1			

Ref. No.	Schema	tic Diagram	P.C.Board	
	Page	Area No.	Page	Area No.
R4057	2-159	G-16 (1/6)	3-11	C-2 (F)

99374887

## **Panasonic**

© 1996 Matsushita Electric Industrial Co., Ltd. All rights reserved. Unauthorized copying and distribution is a violation of law.

Ref. No.	Schemat	tic Diagram	P.C.Board		
	Page	Area No.	Page	Area No.	
R4105	2-160	B-6 (2/6)	3-11	E-3 (F)	
R4112	2-160	E-5 (2/6)	3-11	E-4 (F)	
R4166	2-160	E-6 (2/6)	3-11	D-3 (F)	
· R4211	2-161	D-6 (3/6)	3-11	C-3 (F)	

.

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Change of IC

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

26

VSD9606M502A/B

L6TRB0001

Board: V OUT (F4:VEP83221B)

Reason for Change

- ☐ The following part(s) has(have) been changed for serviceability improvement.
- ☐ The following part(s) has(have) been changed for productivity improvement.
- The following part(s) has(have) been changed for standardization.
- The following part(s) has (have) been changed for the safety regulation.

Part Number								
Ref. No.	Original Part No.	New Part No.		Part Name & Descriptions	Pcs	Remarks		
IC8170	SN74AS244NS	SN74AS244AN	IC		1			
IC8264, 65	SN74AS244NS	SN74AS244AN	IC		2			
IC8330, 31	SN74AS244NS	SN74AS244AN	IC		_ 2			

Ref. No.	Schem	atic Diagram	P.C.Board	
	Page	Area No.	Page	Area No.
IC8170	2-64	C-18 (10/30)	3-6	C-2 (F)
IC8264	2-67	B~C-8 (13/30)	3-6	A-2 (F)
IC8265	2-67	D~E-9 (13/30)	3-6	A-3 (F)
IC8330	2-70	A-3 (16/30)	3-6	D-3 (F)
IC8331	2-70	D-3 (16/30)	3-6	C-3 (F)

### Supplement to the Service Manual

**Broadcast Product** 

Subject: Improvement of PLL Unlock under Low Temperature (-10°C)

ease use this supplement together with the Service Manual as follows :						
Model No.	Bulletin No.	Order No.	Effective from			
AJ-D750E/EN	27	VSD9606M502A/B	A7TRB0001			
AJ-D650E/EN	2	VSD9612MJ01A/B	A7TRA0001			
AJ-D640E/EN	2	VSD9612MJ01A/B	A7TRA0001			

Board : EQ (H3:VEP85048A)

Symptom: PLL may not be locked under low temperature. (-10°C)

Cause : Output voltage may oscillate due to the lack of input capacity of 3 terminals regulator.

Remedy: To prevent the PLL unlock, the following modification is performed.

- Add a capacitor C5995 (16V/47μF) between terminals I (plus side) and G (minus side) of IC5956 on the component side as shown in figures 1 and 2.
- 2). Add a capacitor C5996 ( $16V/47\mu F$ ) between terminals G (plus side) and I (minus side) of IC5958 on the component side as shown in figures 3 and 4.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
C5995, 56		ECEA1CGE470	E. CAPACITOR 16V 47U	0→2	

#### EQ (H3 9/9) Schematic Diagram

#### L5952 VLP0133-T

Fig. 1 Page 2-173 (E-5) - AJ-D750 Page 2-135 (B-5) - AJ-D640/D650

### EQ P.C.Board (VEP85048A)




Fig. 2 Page 3-12 (A-2) - AJ-D750 Page 3-10 (A-2) - AJ-D640/D650

### EQ (H3 9/9) Schematic Diagram




Fig. 3 Page 2-173 (E-7) - AJ-D750 Page 2-135 (B-7) - AJ-D640/D650

#### EQ P.C.Board (VEP85048A)




Fig. 4 Page 3-12 (A-3) - AJ-D750 Page 3-10 (A-3) - AJ-D640/D650

## Supplement to the Service Manual

**Broadcast Product** 

**Subject: Change of ROM Type** 

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

28

VSD9606M502A/B

A7TRB0001

Board: REC PB (F5:VEP83223B)

To improve manufacturing productivity, IC501 and IC601 are changed from one time memory type PROM to masking type PROM as follows.

Part Number				<del></del>	
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
IC501	VSI2159D	M37709M4L162	F5 SBC1 PROM Ver. 1.04		CHECK SUM : D5CA
IC601	VSI2159D	M37709M4L162	F5 SBC2 PROM Ver. 1.04	1	CHECK SUM : D5CA

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Change of IC (SRAM)

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

29

VSD9606M502A/B

A7TRB0001

Board: Servo (F1:VEP82105B)

Reason for Change

- The following part(s) has(have) been changed for serviceability improvement.
- The following part(s) has(have) been changed for productivity improvement.
- The following part(s) has(have) been changed for standardization.
- ☐ The following part(s) has (have) been changed for the safety regulation.

Part Number						
Ref. No.	Original Part No.	New Part No.		Part Name & Descriptions	Pcs	Remarks
IC260, 261	MB81C78A35PF	Y7C18525SC	IC		2	

Ref. No.	Schem	atic Diagram	P.C.Board		
,,,,,,,	Page	Area No.	Page	Area No.	
IC260	2-20	B~C-4 (9/19)	3-3	H-3 (C)	
IC261	2-20	E~F-4 (9/19)	3-3	J-3 (C)	

### Supplement to the Service Manual

**Broadcast Product** 

Subject : Countermeasure for Electric Power Capability of 3 Terminals Regulator IC under High Temperature (60°C)

Please use this supplement to	ease use this supplement together with the Service Manual as follows :					
Model No.	Bulletin No.	Order No.	Effective from			
AJ-D750E/EN	30	VSD9606M502A/B	A7TRB0001			
AJ-D650E/EN	3	VSD9612MJ01A/B	A7TRA0001			
AJ-D640E/EN	<b>3</b> ·	VSD9612MJ01A/B	A7TRA0001			

Board: REC PB (F5:VEP83223B) - AJ-D750

REC PB (F5:VEP83353B) - AJ-D640/D650

Symptom: Electric power capability of 3 terminals regulator IC may be over under high temperature environment

(60°C).

Remedy: To prevent it, the input voltage is decreased. The following modification is performed.

#### \* P.C.Board version is VEP83223B (AJ-D750)

- 1). Cut the foil between terminal I of IC256 and terminal O of D112 on the foil side as shown in figures 1 and 2.
- 2). Add a diode D113 (11ES1) between terminal I of IC254 (anode side) and terminal I of IC256 (cathode side) on the foil side as shown in figures 1 and 3.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
D113		11ES1	DIODE	0→1	

#### \* P.C.Board version is VEP83353B (AJ-D640/D650)

- 1). Cut the foil between terminal I of IC3206 and terminal O of D3112 on the foil side as shown in figures 3 and 4.
- 2). Add a diode D3113 (11ES1) between terminal I of IC3204 (anode side) and terminal I of IC3206 (cathode side) on the foil side as shown in figures 2 and 3.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
D3113		11ES1	DIODE	[0→1]	


101414970

## **Panasonic**

© 1997 Matsushita Electric Industrial Co., Ltd. All rights reserved. Unauthorized copying and distribution is a violation of law.

#### REC PB (F5 22/23) Schematic Diagram

### REC PB (F5 22/23) Schematic Diagram



Cut

| Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Cost | Co

Fig. 1 Page 2-107 (E-3) - AJ-D750

Fig. 2 Page 2-82 (B-4) - AJ-D640/D650

#### F5 REC PB P.C.Board (VEP83223B / VEP83353B)




Fig. 3 Page 3-7 (E-4) - AJ-D750 Page 3-6 (E-4) - AJ-D640/D650

## Supplement to the Service Manual

**Broadcast Product** 

### Subject: Improvement of System H Phase Shift

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

32

VSD9606M502A/B

B7TRB0001

Board: VOUT (F4:VEP83221B)

Symptom: 1). System H phase may shift 1 cycle of sub-carrier when the System Sub-carrier phase is varied.

2). System H phase may shift and be easy to lock when the power supply is turned ON/OFF.

Remedy: To prevent it, the following modification is performed.

1). Change resistor R8130 from  $56K\Omega$  to  $2.2K\Omega$  on the component side.

2). Delete resistor R8229 (1/16W,  $56K\Omega$ ) from the foil side.

3). Cut the foil of pin #5 of IC8164 on the component side as shown in figures 1 and 2.

4). Connect a jumper wire between pin #12 and land of pin #5 of IC8164 on the component side as shown in figures 1 and 2.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
R8130	ERJ3GEYJ563	ERJ3GEYJ222	M. RESISTOR CH 1/16W 2.2K	1	
R8229	ERJ3GEYJ563		M. RESISTOR CH 1/16W 56K	1→0	

Ref. No.	Schematic Diagram		P.C.Board	
	Page	Area No.	Page	Area No.
R8130	2-62	C-3 (8/30)	3-6	F-1 (C)
R8229	2-65	D-4 (11/30)	3-6	C-1 (F)

### V OUT (F4 10/30) Schematic Diagram




Fig. 1 Page 2-64 (D~E-8~9)

#### F4 V OUT P.C.Board (VEP83221B)




Fig. 2 Page 3-6 (C-2)

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Improvement of Data Communication Error between AV Micon and SBC Micon under High Temperature (60°C)

Please use this supplement together with the Service Manual as follows :					
Model No.	Bulletin No.	Order No.	Effective from		
AJ-D750E/EN	33	VSD9606M502A/B	B7TRB0001		
AJ-D650E/EN	4	VSD9612MJ01A/B	B7TRA0001		
AJ-D640E/EN	4	VSD9612MJ01A/B	B7TRA0001		

Board: System Control (F2:VEP86146B) - AJ-D750

System Control (F2:VEP86146E) - AJ-D650 System Control (F2:VEP86146F) - AJ-D640

Symptom: Data communication error between AV microcomputer and SBC microcomputer may occur under

high temperature environment (60°C).

Cause : Data input/output timing is delayed due to the temperature characteristics of Transistor-Resistor. It

results in data communication error.

Remedy: To prevent it, the following transistor-resistors QR701, QR702 and QR703 are changed from UN2214

to UN221L on the foil side.

Part Number		<del>,</del>		<del></del>	Compete		
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks		
OR701~3	UN2214	UN221L	TRANSISTOR-RESISTOR	3			

#### AJ-D750

Ref. No.	Schematic Diagram		P.C.Board	
	Page	Area No.	Page	Area No.
QR701	2-40	B-5 (10/14)	3-4	H-4 (F)
QR702	2-40	A-10 (10/14)	3-4	H-3 (F)
QR703	2-40	A-11 (10/14)	3-4	H-3 (F)

#### AJ-D640/D650

Ref. No.	Schematic Diagram		P.C.Board	
Tree.	Page	Area No.	Page	Area No.
QR701	2-40	F-3 (10/14)	3-4	H-4 (F)
QR702	2-40	F-6 (10/14)	3-4	H-3 (F)
QR703	2-40	F-7 (10/14)	3-4	H-3 (F)

101154956

© 1997 Matsushita Electric Industrial Co., Ltd. All rights reserved. Unauthorized copying and distribution is a violation of law.

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Common Use of ICs (CPU)

Model No.	Bulletin No.	Order No.	Effective from
AJ-D750E/EN	34	VSD9606M502A/B	B7TRB0001
AJ-D650E/EN	5	VSD9612MJ01A/B	B7TRA0001
AJ-D640E/EN	5	VSD9612MJ01A/B	B7TRA0001

Board : System Control (F2:VEP86146B) - AJ-D750 System Control (F2:VEP86146E) - AJ-D650 System Control (F2:VEP86146F) - AJ-D640 Front CPU (VEP86147A) - AJ-D750 Front CPU (VEP86256A) - AJ-D640/D650

Reason for Change

- ☐ The following part(s) has(have) been changed for serviceability improvement.
- ☐ The following part(s) has(have) been changed for productivity improvement.
- The following part(s) has(have) been changed for standardization.
- ☐ The following part(s) has (have) been changed for the safety regulation.

F2 System Control Board (VEP86146B / AJ-D750)

Part Number						
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks	
IC500	HD64180ZRP8	HD64180ZRP8 or	IC	1		
		HD64180ZRP10				

Ref. No.	Schematic Diagram		P.C.Board	
	Page	Area No.	Page	Area No.
IC500	2-36	B~F-5 (6/14)	3-3	F-2 (C)

F2 System Control Board (VEP86146E / AJ-D650, VEP86146F / AJ-D640)

Part Number						·
Ref. No.	Original Part No.	New Part No.		Part Name & Descriptions	Pcs	Remarks
IC500	HD64180ZRP8	HD64180ZRP8 or	IC		1	
	•	HD64180ZRP10	1			

Ref. No.	Schematic Diagram		P.C.I	Board
	Page	Area No.	Page	Area No.
IC500	2-36	E~C-3 (6/14)	3-4	F-2 (C)

101254965 10126101274966

## **Panasonic**

© 1997 Matsushita Electric Industrial Co., Ltd. All rights reserved. Unauthorized copying and distribution is a violation of law.

Front CPU (VEP86147A / AJ-D750)

Part Number						
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks	
IC1	HD64180ZRP8	HD64180ZRP8 or HD64180ZRP10	IC	1		

Ref. No.	Schematic	c Diagram	P.C.Board		
	Page	Area No.	Page	Area No.	
IC1	2-196	C~G-4 (1/4)	3-21	E-2 (C)	

### Front CPU (VEP86256A / AJ-D640/D650)

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
IC1	HD64180ZRP8	HD64180ZRP8 or HD64180ZRP10	IC	1	

Ref. No.	Schematic Diagram		P.C.Board	
	Page	Area No.	Page	Area No.
IC1	2-154	E~C-3 (1/3)	3-12	K-3 (C)

## Supplement to the Service Manual

**Broadcast Product** 

### Subject: Improvement of Clamp Pulse of Color Signal

ease use this supplement together with the Service Manual as follows :				
Model No.	Bulletin No.	Order No.	Effective from	
AJ-D750E/EN	35	VSD9606M502A/B	B7TRB0001	
AJ-D650E/EN	6	VSD9612MJ01A/B	B7TRA0001	
AJ-D640E/EN	6	VSD9612MJ01A/B	B7TRA0001	

Board: V IN (F6:VEP83341A) - AJ-D750

V IN (F6:VEP83355B) - AJ-D640/D650

Symptom: Clamp pulse of the color signal is not good.

Remedy: To improve the clamp pulse of color signal, the following modification is performed. 1). Change transistors Q303, Q656, Q706 and Q756 from 2SK374 to 2SK198 on the foil side.

2). Change resistors R713 and R763 from 270K $\Omega$  to 220K $\Omega$  on the foil side.

Part Number							
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks		
Q303	2SK374	2SK198	TRANSISTOR	1			
2656	2SK374	2SK198	TRANSISTOR	1 1			
Q706	2SK374	2SK198	TRANSISTOR	1 1			
2756	2SK374	2SK198	TRANSISTOR	1 1			
3730 3713	ERJ6GEYJ274	ERJ6GEYJ224	M. RESISTOR CH 1/10W 220K	1 1			
R763	ERJ6GEYJ274	ERJ6GEYJ224	M. RESISTOR CH 1/10W 220K	1 1			

#### AJ-D750

Ref. No.	Schema	tic Diagram	P.C.Board	
	Page	Area No.	Page	Area No.
Q303	2-116	F-6 (7/18)	3-8	I-3 (F)
Q656	2-123	F-7 (14/18)	3-8	E-3 (F)
Q706	2-124	F-7 (15/18)	3-8	C-2 (F)
Q756	2-125	F-7 (16/18)	3-8	C-1 (F)
R713	2-124	G-5 (15/18)	3-8	C-2 (F)
. R763	2-125	G-5 (16/18)	3-8	C-1 (F)

### AJ-D640/D650

Ref. No.	Schema	atic Diagram	P.C.Board	
	Page	Area No.	Page	Area No.
Q303	2-90	C-5 (7/18)	3-7	I-3 (F)
Q656	2-97	B-6 (14/18)	3-7	E-3 (F)
Q706	2-98	B-6 (15/18)	3-7	C-2 (F)
Q756	2-99	B-6 (16/18)	3-7	C-1 (F)
R713	2-98	B-4 (15/18)	3-7	C-2 (F)
R763	2-99	B-4 (16/18)	3-7	C-1 (F)

## Supplement to the Service Manual

**Broadcast Product** 

### Subject: Improvement of LTC Output Waveform

ease use this supplement together with the Service Manual as follows :				
Model No.	Bulletin No.	Order No.	Effective from	
AJ-D750E/EN	36	VSD9606M502A/B	B7TRB0001	
AJ-D650E/EN	7	VSD9612MJ01A/B	B7TRA0001	
AJ-D640E/EN	7	VSD9612MJ01A/B	B7TRA0001	

Board: System Control (F2:VEP86146B) - AJ-D750

System Control (F2:VEP86146E) - AJ-D650

System Control (F2:VEP86146F) - AJ-D640

Symptom: LTC Output waveform may not meet the specification. (SMPTE)

Remedy: To improve the LTC output waveform, the following modification is performed.

1). Change capacitor C771 from 50V/2200pF to 50V/820pF on the component side.

2). Change resistor R790 from  $22K\Omega$  to  $12K\Omega$  on the foil side.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
C771	ECUM1H222KBN	ECUM1H821JCN	C. CAPACITOR CH 50V 820P	1	
R790	VRE0034E223	VRE0034E123	M. RESISTOR CH 1/10W 12K	11	

#### AJ-D750

Ref. No.	Schema	atic Diagram	P.C.Board		
	Page	Area No.	Page	Area No.	
C771	2-41	D-13 (11/14)	3-4	I-4 (C)	
R790	2-41	D-13 (11/14)	3-4	I-4 (F)	

#### AJ-D640/D650

Ref. No.	Schematic Diagram		P.C.Board	
	Page	Area No.	Page	Area No.
C771	2-41	D-8 (11/14)	3-4	I-4 (C)
R790	2-41	D-8 (11/14)	3-4	I-4 (F)

## Supplement to the Service Manual

**Broadcast Product** 

### Subject: Improvement of Crystal Oscillator

Please use this supplement together with the Service Manual as follows:						
Model No.	✓ Bulletin No.	Order No.	Effective from			
AJ-D750E/EN	6+W772 95	VSD9606M502A/B	G7TRB0001			
AJ-D650E / 18/45	*+V1846 69	VSD9612MJ01A/B	G7TRA0001			
AJ-D640E -/L		VSD9612MJ01A/B	G7TRA0001			

Board : System Control (F2:VEP86146B) - AJ-D750 System Control (F2:VEP86146E) - AJ-D650

System Control (F2:VEP86146F) - AJ-D640

Symptom: Crystal Oscillator for Time Code Gate Array may be malfunctioned.

Cause : Due to a little margin of the Crystal Oscillator.

Remedy: To prevent it, capacitor C727 is changed from 50V/18pF to 50V/5pF on the component side as shown

below.

Part Number			D. Aller C. Descriptions	Pcs	Remarks
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	FCS	Remarks
C727	ECUM1H180JCN	ECUM1H050CCN	C. CAPACITOR CH 50V 5P	1	

### AJ-D750

Page	Area No.	Page	Area No.
	C-9 (11/14)	3-4	I-2 (C)
	Page 2-41	7 490	rage / / / / / / / 2 /

#### A.I-D650/D640

Ref. No.	Schematic Diagram		P.C.Board	
(Kel. 140.	Page	Area No.	Page	Area No.
C727	2-41	E-5 (11/14)	3-4	I-2 (C)

## Supplement to the Service Manual

**Broadcast Product** 

### Subject : Deletion of Parts

lease use this supplement together with the Service Manual as follows :					
Model No	Bulletin No.	Order No.	Effective from		
AJ-D750E/EN WF726 + V/77	9 <del>9</del> 96	VSD9606M502A/B	G7TRB0001		
AJ-D650E V18115+V181	46 70	VSD9612MJ01A/B	G7TRA0001		
AJ-D640E -12 + -14	, 70	VSD9612MJ01A/B	G7TRA0001		

Board: RF AMP (H4:VEP85049A)

To improve the manufacturing productivity, the following parts are deleted.

1). Delete capacitors (25V/0.1 $\mu$ F) C5095, C5096, C5097, C5102, C5112, C5114 and C5115 from the

2). Delete capacitors (25V/0.1 $\mu$ F) C5098, C5101, C5103, C5104 and C5113 from the foil side.

3). Delete IC5001 and IC5018 (TL084CNS) and IC5019 (NJM082BM) from the component side.

4). Delete IC5012 (NJM082BM) from the foil side.

5). Delete variable resistors (5ΚΩ) VR5001, VR5002, VR5003, VR5004, VR5005, VR5006, VR5007, VR5008, VR5009, VR5010, VR5011 and VR5012 from the component side.

Part Number				D	Remarks
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remains
C5095 - 98	ECUM1E104ZFN		C. CAPACITOR CH 25V 0.1U	4→0	
C5093 - 90   C5101 - 04	ECUM1E104ZFN		C. CAPACITOR CH 25V 0.1U	4→0	
	ECUM1E104ZFN		C. CAPACITOR CH 25V 0.1U	4→0	
C5112 - 15			IC	1→0	
IC5001	TL084CNS			1→0	
IC5012	NJM082BM		IC	1→0	
IC5018	TL084CNS		IC	1	
IC5019	NJM082BM		IC	1→0	
VR5001-12	VRV0112B502		V. RESISTOR 5K	[12→0]	

#### A I D750

Ref. No.	Schemat	ic Diagram	Diagram P.C.Board	
1101. 110.	Page	Area No.	Page	Area No.
C5095	2-175	D-4 (2/5)	3-13	C~D-1 (C)
C5096	2-175	D-4 (2/5)	3-13	C-1 (C)
C5097	2-175	E-4 (2/5)	3-13	C-1 (C)
C5098	2-175	E-4 (2/5)	3-13	C-1 (F)
C5101	2-175	E-4 (2/5)	3-13	A-1 (F)
√C5102	2-175	F-4 (2/5)	3-13	A-1 (C)
C5102	2-175	F-4 (2/5)	3-13	A-1 (F)
C5103	2-175	G-4 (2/5)	3-13	A-1 (F)

Ref. No.	Schematic	c Diagram	P.C.E	Board
	Page	Area No.	Page	Area No.
C5112	2-175	G-4 (2/5)	3-13	C~D-1 (C)
C5113	2-175	H-4 (2/5)	3-13	B-1 (F)
C5114	2-175	H-4 (2/5)	3-13	B-1 (C)
IC5001	2-175	G-3 (2/5)	3-13	B-1 (C)
IC5012	2-175	F-2 (2/5)	3-13	A-1 (F)
IC5018	2-175	D-2 (2/5)	3-13	C-1 (C)
IC5019	2-175	E-3 (2/5)	3-13	A-1 (C)
VR5001	2-175	D-2 (2/5)	3-13	D-1 (C)
VR5002	2-175	D-2 (2/5)	3-13	D-1 (C)
VR5003	2-175	D-2 (2/5)	3-13	D-1 (C)
VR5004	2-175	E-2 (2/5)	3-13	D-1 (C)
VR5005	2-175	E-2 (2/5)	3-13	A-1 (C)
VR5006	2-175	F-2 (2/5)	3-13	A-1 (C)
VR5007	2-175	F-2 (2/5)	3-13	B-1 (C)
VR5008	2-175	F-2 (2/5)	3-13	B-1 (C)
VR5009	2-175	G-2 (2/5)	3-13	C-1 (C)
VR5010	2-175	G-2 (2/5)	3-13	B-1 (C)
VR5011	2-175	H-2 (2/5)	3-13	C-1 (C)
VR5012	2-175	H-2 (2/5)	3-13	C-1 (C)

AJ-D650/D640

Ref. No.	Schemat	ic Diagram	P.C.	Board
	Page	Area No.	Page	Area No.
C5095	2-137	D-3 (2/5)	3-11	C~D-1 (C)
C5096	2-137	D-3 (2/5)	3-11	C-1 (C)
C5097	2-137	D-3 (2/5)	3-11	C-1 (C)
C5098	2-137	D-3 (2/5)	3-11	C-1 (F)
C5101	2-137	C-3 (2/5)	3-11	A-1 (F)
C5102	2-137	C-3 (2/5)	3-11	A-1 (C)
C5103	2-137	C-3 (2/5)	3-11	A-1 (F)
C5104	2-137	C-3 (2/5)	3-11	A-1 (F)
C5112	2-137	B-3 (2/5)	3-11	C~D-1 (C)
C5113	2-137	B-3 (2/5)	3-11	B-1 (F)
C5114	2-137	B-3 (2/5)	3-11	B-1 (C)
IC5001	2-137	B-3 (2/5)	3-11	B-1 (C)
IC5012	2-137	C-2 (2/5)	3-11	A-1 (F)
IC5018	2-137	D-2 (2/5)	3-11	C-1 (C)
IC5019	2-137	C-3 (2/5)	3-11	A-1 (C)
VR5001	2-137	D-2 (2/5)	3-11	D-1 (C)
VR5002	2-137	D-2 (2/5)	3-11	D-1 (C)
VR5003	2-137	D-2 (2/5)	3-11	D-1 (C)
VR5004	2-137	D-2 (2/5)	3-11	D-1 (C)
VR5005	2-137	C-2 (2/5)	3-11	A-1 (C)
VR5006	2-137	C-2 (2/5)	3-11	A-1 (C)
VR5007	2-137	C-2 (2/5)	3-11	B-1 (C)
VR5008	2-137	C-2 (2/5)	3-11	B-1 (C)
VR5009	2-137	B-2 (2/5)	3-11	C-1 (C)
VR5010	2-137	B-2 (2/5)	3-11	B-1 (C)
VR5011	2-137	B-2 (2/5)	3-11	C-1 (C)
VR5012	2-137	B-2 (2/5)	3-11	C-1 (C)

+ VIFIQ6 + VIFIQ7/

Order No. VSD9710SA706

# Technical Bulletin

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Change of Factory Default Setting of DIP SW 501-8

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

106

VSD9606M502A/B

H7TRB0001

Board: System Control (F2:VEP86146B)

Factory default setting of DIP SW 501-8 on F2 System Control P.C. Board is set to ON from the August 1997 production. According to this, the following function can be available.

1). RS-232C Control function

2). DVCPRO/DV/DVCAM Playback select function

Regarding to the details information, please refer to the Technical Bulletin No. VSD9705SA658.

Order No. VSD9711SA712

## **Technical Bulletin**

## Supplement to the Service Manual

**Broadcast Product** 

**Subject: Software Version Up Grade** 

Please use this supplement together with the Service Manual as follows:

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

112

VSD9606M502A/B

17TRB0001

Board: System Control (F2:VEP86146B)

The following software has been up-dated to improve the functioning of the VTR.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
IC2	VSI2277E	VSI2277F	F2 SYSTEM PROM Ver. P1.06	1	

#### < TEST MENU >

SERVO IC235

: F1-P1.08 1416

\* SYSTEM IC2

: F2-P1.06

025B

l/F

IC503

: F2-P1.05 D6CE

AV IC702 : F2-P1.09

CAE1

FRONT IC2 : FP-1.05 5521

#### \* Note \*

The hardware modification must be required since the following software version. (Servo/P1.08, System Control/P1.05, Interface/P1.05, AV/P1.09, Front/1.05). When the software is up-graded this time, please confirm the P.C. Board version. If the P.C. Board is not modified, the following modification must be performed.

[ H3 EQ Board ]

Please refer to the Technical Bulletin No. VSD9705SA658.

Symptom: AUTO OFF "S REEL TORQUE ERROR" may be occurred when the L cassette tape which is wound

to tape beginning is inserted.

: Supply Reel torque over may occur when the tape rushes into the tape beginning by Short FF Cause

function due to the mis-detection of tape end/beginning.

Remedy: System Control software version is up-graded to P1.06. At the same time, the following software

version must be up-graded to the following version. Please refer to the Technical Bulletin No.

VSD9705SA658.

Servo	VS12280J	P1.08	1416
l/F	VSI2279E	P1.05	D6CE
AV	VSI2278J	P1.09	CAE1
FRONT	VSI2166E	1.05	5521

105755165

## **Panasonic**

© 1997 Matsushita Electric Industrial Co., Ltd. All rights reserved. Unauthorized copying and distribution is a violation of law.

## Supplement to the Service Manual

**Broadcast Product** 

Subject: Software Version Up Grades

Please use this supplement together with the Service Manual as follows:

Model No.

Bulletin No.

Order No.

Effective from

AJ-D750E/EN

114

VSD9606M502A/B

J7TRB0001

Board: Servo (F1:VEP82105B)

System Control (F2:VEP86146B)

Front CPU (VEP86147A)

The following software have been up-dated to improve the functioning of the VTR.

Part Number					
Ref. No.	Original Part No.	New Part No.	Part Name & Descriptions	Pcs	Remarks
IC235	VSI2280J	V\$12280K	F1 SERVO PROM Ver. P1.09	1	
IC255	VSI2277F	VSI2277G	F2 SYSTEM PROM Ver. P1.07	1	
IC503	VSI2279E	VSI2279F	F2 I/F PROM Ver. P1.06	1 1	
IC702	VSI2278J	VSI2278L	F2 AV PROM Ver. P1.11	1 1	
IC702 IC2	VSI2166E	VSI2166F	FRONT PROM Ver. 1.06	111	

#### < TEST MENU >

\* SERVO IC235 IC503

: F1-P1.09 D9E5 : F2-P1.06 69C9

\* SYSTEM IC2 IC702

The hardware modification must be required since the following software version. (Servo/P1.08, System Control/P1.05, Interface/P1.05, AV/P1.09, Front/1.05). When the software is up-graded this time, please confirm the P.C. Board version. If the P.C.Board is not modified, the following

: F2-P1.07

9626 : F2-P1.11 F173

\* FRONT IC2

: FP-1.06

\* Note \*

modification must be performed.

[ H3 EQ Board ] Please refer to the Technical Bulletin No. VSD9705SA658.

#### < Additional Function >

#### < System Control / AV >

1. System H Range select function is introduced on the System SETUP Menu as follows. When the power is turned OFF connecting with Encoder Remote, System H setting value may be shifted. To prevent it, the setting value on the Encoder Remote is always backed up. This function is added on the System SETUP Menu as follows.

	ltem		Setting	
No.	Superimposed Display	No.	Superimposed Display	Description
20	SYS H RANGE	0000 0001	FULL <u>FINE</u>	This adjusts the adjustable range for SYSTEM H during when the Encoder Remote is connected.  0 : ±8 µsec (±30 steps)  1 : -1.9 to +2.7 µsec (-7 to +10 steps)  < Note >  If setting operation is performed, the setting value does not return to factory (default) setting.

#### < Note >

The System Control and AV PROM must be up-graded at the same time as follows.

System Control: more than P1.07, AV: more than P1.10

- < System Control / Interface / Front >
- 1. Channel condition is displayed on the Superimpose.
- 2. INT BB is displayed.
- 3. Warning Message is displayed on the Superimpose.
- < System Control / Interface >
- 1. VAR/JOG speed select function is introduced on the SETUP Menu connecting with Remote (9P, RS-232C) as follows.

	Item		Setting	
No.	Superimposed Display	No.	Superimposed Display	Description
314	JOG RANGE	0000	43 ~ 1 -4 ~ +4	This sets the range of the JOG speed during Remote operation.  O: Plays at -0.43 to +1 speed range (In DV or DVCAM format, -0.5 to +1 speed range)  1: Plays at ± 4.1 speed range (In DV or DVCAM format, ±3.1 speed range)  < Notes >  1. Phase synchronization from the editing controller is no longer possible once this item has been set to "0".  2. During the dial-up operation at the front, the unit normally plays at the -0.43 to +1 speed range regardless of the setting in the SETUP Menu. (In DV or DVCAM format, the unit plays at the -0.5 to +1 speed range)

### The Playback speed range is as follows.

			Playbac	k Speed	
SETUP Menu Setting		Front Dial		Remote (9P, RS-232C)	
		JOG	VAR	JOG	VAR
			-0.43 ~ +1		-0.43 ~ +1
300 : VAR RANGE	0 :43 ~ 1		(-0.5 ~ +1)		(-0.5 ~ +1) -4.1 ~ +4.1
	1:-4~+4		-4.1 ~ +4.1 (-0.5 ~ +1)		(-3.1 ~ +3.1)
				-0.43 ~ +1	
314 : JOG RANGE	0:43 ~ 1	-0.43 ~ +1		(-0.5 ~ +1)	
		(-0.5 ~ +1)		-4.1 ~ +4.1	
	1:-4~+4		(	(-3.1 ~ +3.1)	l I Playback speed

### < Improvement of Performance >

#### < Servo >

- 1. Time code may be frozen during RF AUTO Adjustment mode. It is improved.
- 2. When the SHTL mode is reversed, its response is too late. It is improved.
- 3. When the mode is changed from STOP to PLAY, Quick Start is not performed. It is improved.
- 4. Capstan may overshoot during JOG mode. It is improved.
- 5. Capstan Motor may not rotate when the mode is changed from X0.5 to FF and then X0.5. It is improved.
- 6. Tape damage may occur when the cassette tape lid is not opened and the unit goes to Loading mode. It is improved. AUTO OFF "FRONT\_LOAD\_ERROR" will be displayed.
- 6. Reel Motor may be rushed when the unit goes to Loading mode by Emergency with no cassette tape. It is
- 7. When the mode is changed from STOP to REW and then STOP at the tape end, the tape is over-tension. It is improved. (M and L cassette)

#### < AV >

- 1. LTC read error may occur during DV Playback mode with BVW-75. It is improved.
- 2. Audio 4 CH output can be available on the PLAY mode only during DV Playback mode. All mode can be available for Audio 4 CH output.
- 3. Audio may be muted when the Error Rate is high. It is not muted.
- 4. TC OUT (LTC/VITC) is advanced 1 frame to the Video output during EE mode. It is improved.
- 5. L channel is not output when the Monitor is selected. It is improved.

#### < Interface >

- 1. Dip SW4-1 on the Front is not turned OFF during RF Auto Adjustment mode. It is improved.
- 2. When the Edit point is registered 2 points on the Recorder side and 1 point on the Player side, one Recorder side point which is not registered on the Player side is trimmed. This time, another registered point of the Recorder side is deleted and the its registered point of the Player side is deleted too. It is improved.
- 3. Communication error between Interface and Front may occur during DV/DVCAM Playback mode. It is
- 4. Preview mode is not accepted with AG-A350 during IN GOTO mode. It is improved.
- 5. Warning Message LED is always displayed the Recorder side Warning.
- 6. When the deck to deck editing mode is performed with AU-650/660 (Player side), AUDIO SPLIT Editing can not be performed. AIN, AOUT of the Player status is memorized on the Recorder side.
- 7. When the PREVIEW/AUTO EDIT is performed which Player side setting of [301:IN/OUT DEL] on the User SETUP Menu is AUTO with deck to deck Editing mode, editing is finished after passing the IN point instead of OPEN END. It is improved.
- 8. When the RESET button is pressed during PLAY mode with CTL or INS mode, key function is not efficient. It is improved.

9. When the RESET button is pressed on STOP mode during CTL mode on the Recorder side with deck to deck editing mode, the unit does not go to deck to deck editing mode. It is improved.

#### < Front >

- 1. When the DIAL position is JOG while [100:SEARCH ENA] on Operation SETUP Menu is set to DIAL (direct search). It is improved,
- < Servo / System Control >
- 1. When the cassette tape is inserted and the unit goes to Loading mode right after it is ejected, tape position may shift. It is improved.
- < System Control / Interface / AV >
- 1. When the MONI CH SEL on the Audio SETUP Menu is selected AUTO mode, L/R display on the Front Panel is not same at the Monitor selection. It is improved. Then, the display will change according to the monitor output.

#### \* Note \*

System Control / Interface /AV PROM must be up-graded at the same time.